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Abstract
Intraspinal microstimulation (ISMS) is an emerging method that is applied to neuroprosthe-
sis aimed at individuals with spinal cord injury. Compared to traditional spinal stimulation
or peripheral nerve stimulation methods, ISMS can activate muscle groups in organised
synergies and thus can provide finer control of the generated force with reduced muscle
fatigue.
As the spinal cord is the neural link between the central and peripheral nervous systems,
it is convenient to use this in accessing neurons associated with limb movement within a
small area. For example, the relevant length of the spinal cord controlling the lower limbs
in humans is only 5 cm. However, this means that any implant surgery is limited to some
extent, on the other hand, this means ISMS needs to use invasive electric neural stimulation
(ENS) with microelectrodes to access the target motor neurons to achieve a higher spatial
resolution. Similar to other implantable ENS systems, an ISMS system needs to be compact,
safe and energy eﬃcient (in addition to eﬀectively provide the required therapy).
Although existing implantable neural stimulators fulfil these basic requirements, there
is still much room for improvement. Depending on whether the stimulus is current or
voltage controlled, the stimulator can be good for either safety and controllability or energy
eﬃciency. Since the trend in the semiconductor industry is to reduce power consumption
in integrated circuits, a current controlled stimulator is usually preferable by experimental
neuroscientists. However, there is a new trend to combine these two control modalities, to
enjoy the benefits of both.
Following this trend, this thesis starts by focusing on a third modality – charge controlled
stimulation, which delivers the stimulus in charge packets. This eliminates the voltage
headroom required for relatively high output resistances in current controlled stimulators
whilst preserving the controllability over the total charge delivered. Charge controlled
stimulation is thus proposed for having the potential to be as energy eﬃcient as voltage
controlled stimulation and as safe as current controlled stimulator. A novel circuit for charge
mode stimulation is described based on a charge metering approach that has been adopted
from nuclear engineering. Experimental results demonstrate the feasibility of this approach
and also identify the key challenges.
This is then extended to a novel reconfigurable, multi-modal and multichannel stimulator
circuit. This is the first integrated system to implement current, voltage and charge control
stimulation within a reconfigurable channel architecture. This has been developed to inves-
tigate the eﬀect of dynamic multipolar electrode reconfiguration with the aim of focusing
or steering the stimulus. To this end, diﬀerent stimulus delivery methods can be tested for
multipolar spatial control.
The concept of multipolar stimulation is then investigated from a theoretical standpoint.
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The ability to apply this in improving the spatial resolution in ISMS can be achieved by
confining the stimulus spread (thus reducing destructive crosstalk). This method can also
be used to shift the stimulus voltage field away from the delivering electrode so as to correct
implant placement error during surgery. A theoretical computational model is developed
to investigate the eﬀect of dynamic multipolar electrode reconfiguration with the aim of
focusing or steering the stimulus. It is intended, together with the developed multichannel
stimulator, that this will be used in future to develop advanced multipolar strategies that
can achieve spatial hyperacuity for ISMS, and more generally in ENS.
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To my beloved family
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1. Introduction
In recent years, the public has been exposed to the possibilities of neuroprosthetics. Putting
aside science fiction, there is indeed more ongoing research and more products emerging.
Research on neuroprosthetics has been conducted for years and progress is being made. In
February 2013, the U.S. Food and Drug Administration (FDA) approved the first artificial
retina for adults with advanced retinitis pigmentosa. In May 2014, the DEKA arm system
became the first FDA approved hand prosthetic arm that is controlled by interpreting the
electromyography (EMG) signal from patients. With the DEKA arm seeing its way to the
clinic, current research is focusing on the next generation solutions for other diseases such
as spinal cord injury (SCI) which does not have any existing treatment at the moment.
Towards this goal, a number of applications in electric neural stimulation (ENS) have been
investigated and amongst these, intraspinal microstimulation (ISMS) has been identified as
a method for achieving better performance in terms of fatigue-resistance and stimulation
power (i.e. eﬃciency). However, there remains several significant challenges. In this chapter,
the impact of spinal cord injury and current state of rehabilitation are described, it is
followed by the project motivation and overview of the entire thesis.
The spinal cord is an important part of the central nervous system (CNS) which forms
the main pathway between the brain and the peripheral nervous system (PNS). SCI refers
to damage of the spinal cord caused by trauma, as opposed to disease. It is the second
most common cause of paralysis in the US according to the survey of Christopher & Dana
Reeve Foundation [1]. Depending on the severity of the damage, the patient may have
symptoms ranging from pain and/or numbness to paralysis. The scale of impairment has
been categorised by the American Spinal Injury Association [2]. Severe SCI can result
in paraplegia or tetraplegia which significantly aﬀects the quality of life in patients. The
life expectancy of the patient is reduced. The quality of life is also reduced with the
ongoing complications, such as the loss of bladder control, skin sensation, chronic pain
and depression. The average annual medical cost after injury per patient is about $15,000
– $30,000 and the estimated lifetime cost ranges from $500,000 to more than $3 million
depending on injury severity. Across the world, SCI is prevalent and causes high mortality-
rates in developing countries. In some sub-Saharan African countries, SCI is almost always
fatal due to poor healthcare [3]. Although the first-year survival rate is higher in developed
countries with modern healthcare and rehabilitation methods, the chances of full recovery is
still low even with an incomplete injury. According to [4], only less than 1% of the patients
experience full neurological recovery by hospital discharge. The other 99% of the patients
have to live with diﬀerent extent of paraplegia or quadriplegia.
Unfortunately, there is currently no “cure” or therapy for the SCI, so prompt treatments
and neurosurgery after SCI are essential to the rehabilitation. The treatment usually starts
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at the scene of injury. The injury site of the spine is usually fixed in position as to reduce
further damage while being transported to the hospital. Then the surgeon will try to
remove any fracture of bone, disk and ligaments when the patient is sedated and medicated
to reduce further injury and inflammation. After emergency procedures, when the situation
is stable, the patient will be referred to rehabilitation. The first 6 months after injury is
viewed as the golden time for patients to maximise recovery. However, if the situation does
not improve after 12 months, the remaining loss of function tends to become permanent.
Modern rehabilitation involves several steps and mainly focuses on the impaired func-
tions that significantly reduce the quality of life, for example, bowel and bladder control
and fertility. Fortunately, the spinal cord does not need to be fully reconstructed in or-
der to partially restore these functions. Established research branches into two directions:
regenerating damaged neural tissue or bypassing [5]. Although regeneration research is on-
going, there are currently no clinically viable methods. Regeneration could be achieved by
counteracting the neurite outgrowth blocking proteins and/or using neurotrophic factors.
The required chemicals can be externally introduced via medication or by grafting other
cells. It can also be internally secreted by the remaining cells that have been genetically
modified around the injury site. Replacing lost cells are realised by transplantation cells
that have potential to be diﬀerentiated into spinal cord cells at a later stage. These cells
can be neural precursor cells derived from brain, stromal cells from bone marrow and em-
bryonic stem cells. However, there are remaining questions to be answered for each of these
methods. For patients whose spinal neural connections cannot be partially restored, the
quality of life can still be improved by transferring the control from other parts of the body.
For example, for people with quadriplegia, a wheelchair can be controlled by the tongue by
monitoring its movement using an electronic system [6]. Alternatively, the wheelchair can
be controlled via electroencephalography (EEG). These methods do not involve any type
of neural stimulation.
1.1. Electrical Neural Stimulation
In addition to the eﬀorts in seeking a biological treatment for SCI, modern technologies are
providing devices for at least partial rehabilitation thus helping to improve the quality of
life of aﬀected individuals. Neuroprosthetics uses electronic prosthetic devices to restore the
lost or damaged motor pathway (and/or sensory pathway). This is showing real promise
towards restoring voluntary locomotion. Unlike biological approaches, electrical stimulation
aims to integrate the electronic system(s) within the biological, with ultimate goal being
to control or replace the lost function. Currently, this is used mainly for pain control and
bladder control (in clinical applications). There have in fact been decades of research aiming
to apply ENS to restore the lost control of limbs due to SCI [7]. Recently, there has been
much exciting research starting to demonstrate paralysed limbs that can be controlled via
ENS in spinal cord thanks to the use of microelectrodes [8, 9]. However, the majority of this
research is still based on animal models and there are significant challenges in transferring
them to humans. For example, the diﬀerent organisation of the spinal cord in human and
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other mammalian species (monkey, cat and rat) and the impact on health due to chronic
system operation. However, even if ENS is not used chronically, it could be used as a
therapy to encourage re-connection of impaired neurolinks [10–12].
The successful use of ENS is based on the fact that the neural circuitry below the point
of the injury remains intact. Therefore, in theory, an exact replication of the stimulation
pattern from the brain by the stimulator would induce the same type of muscle movement.
In existing applications, various methods can introduce stimulation pattern throughout
diﬀerent stage of the neural circuitry. For bladder control, the electrode is interfaced directly
with the detrusor muscle [13] or the sacral anterior root ganglia of the spinal cord [14]. For
support standing, the electrodes are placed under the dura matter of spinal cord [11]. This
is contrary to those that believe the best and natural way to restore the lost function would
be to stimulate the motor neurons inside the spinal cord and let the untouched circuitry take
care of the rest [8]. This kind of stimulation is termed ISMS. It has been found to provide
distinct benefits over traditional ways including less number of required electrodes [8], more
fatigue resistant [15] and more graded force generation [16]. However, the challenges are
also more obvious. The closer the interface electrode is to the neural circuitry, the harder
it is to replicate the command from the brain. This is because it requires higher resolution
for both the pattern from the brain and the neural stimulation so as to interface specific
motor neurons. In the following section, the associated challenges are described together
with the motivation.
1.2. Motivation
As ISMS is fundamentally based on ENS, it must comply with the general guidelines and
requirements of implantable electrical neural stimulators. The first and foremost require-
ment is safety. As the implantation itself is invasive, placing a potentially unsafe device
directly inside the human body must be avoided at all cost. This is fortunately, strictly
regulated by the government (e.g FDA in the US, or Medicines and Healthcare Products
Regulatory Agency (MHRA) in the UK). More specifically, safety means no toxic substances
are generated during stimulation with minimal tissue damage. The second requirement is
size/weight of the implanted device. A smaller size not only limits the damage to the tissue
after implant, but also reduces the burden on the patient. However, the size/weight is gen-
erally a trade-oﬀ to all the other requirements. For example, the size and weight varies a lot
with and without a battery implanted. The third requirement is the lifetime/energy. In the
ideal case, the energy provided to the stimulator should support the whole lifetime of the
patient. However, limited by charge density of the battery technology and constrained by
size, stimulators with built-in battery needs to be replaced every several years. Stimulators
with rechargeable batteries oﬀers a better solution, but is still limited by the maximum
number of charge cycles. Also, energy density of rechargeable batteries is not as high as
non-rechargeable ones. The fourth requirement is functionality/programmability which is
more application specific. The more programmable it is, the better it can be tuned to
adapt personal therapies without changing to another stimulator. Apart from these general
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requirements, ISMS also needs to consider interfacing resolution requirement for the reason
described in the last section.
A successful design of a neural prosthetic device should meet the above five technical
requirements which need collaboration among several fields including surgery, electronics,
material and biology. The interpretation of these requirements on the electronic side requires
a stimulator that is safe and reliable, compact in design, energy eﬃcient, programmable and
can support multiple highly targeted channels.
Safety The safety of the stimulation is twofold. The first part is related to the material
the implantable devices and electrodes are made in. The second part is associated with
the stimulus which involves electrochemical reactions such as hydrolysis and others that
will release toxic substances into the human body and reduce electrode lifetime. Therefore,
the task of the electrical design is to ensure that chemical reactions are limited to only the
necessary extent and are reversible. To do this, the charge/energy provided by the stimulator
for stimulation must be well controlled within a safe range. Commercial products use large
direct current (DC) blocking capacitors which are considered ultimately safe but sacrifice
size and weight as well as the number of channels that can be implemented. In recent
devices however, there has been a trend of using blocking-cap free stimulator which will be
reviewed in detail in Chapter 2.
Energy Eﬃciency Energy eﬃciency varies with the methods of stimulus delivery and
is a trade-oﬀ over safe residue charge control. Most of today’s chronic implant stimulators
like deep brain stimulation (DBS) and pacemaker still use voltage mode stimulation for the
sake of power-saving. People are trying to preserve the safety capabilities of the current
mode stimulation while exploring the possibilities for reducing the overhead of generating a
current stimulus. Another trend is to combine the current and voltage mode so as to enjoy
the benefits of both.
Programmability The research trend of programmability is to provide the user control-
lability over all the parameters related to the stimulus waveform. This will allow the user
to change the therapy without changing the stimulator or repositioning the lead. It has
become a must for a useful stimulator. However, this type of stimulators may have some
issues passing regulations for implantable devices.
Interfacing Resolution Because of the conductive nature of the human body, electri-
cal stimulation usually mis-triggers unwanted neural tissue causing unwanted eﬀects, i.e.
destructive crosstalk/interference. This aﬀects the performance of the implant only. For
example, in cochlear implants, due to the stimulus spread, the total number of functional
channels is limited between to between 3 and 9 [17]. Some of the eﬀects may put the patient
into danger. For instance, the spreading over unwanted target in DBS could cause depres-
sion leading to suicide [18]. High resolution is however required for prosthetics applications
such as like artificial retinas or those targeting finer graded muscle force [16, 19]. Although
this is mostly deemed a task for finer (i.e. reduced pitch) electrode design, it would be
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Figure 1.1.: Concept of multi-channel intraspinal microstimulation with ability to shape the voltage fields
highly advantageous to tackle this problem independent of electrode manufacturing tech-
nology. In this way, misplaced electrode can be repositioned by simply re-programming the
devices rather than surgery (as is routinely done in cochlear implantation).
1.3. Research Aims
The aim of this research is to build an advanced stimulator that further improves the current
state-of-the-art on the five aspects shown above. Especially, the focus of this research is
on safety, energy eﬃciency, programmability and interfacing resolution. Such stimulator
design would also aid neuroscientists in more basic research.
An illustration of the concept is shown in Fig. 1.1. The multichannel stimulator delivers
the stimulus via an implanted multielectrode array (MEA). Voltage fields generated at each
individual electrode interact with each other and generate a combined voltage field with a
shifted peak towards the target.
1.4. Outline of this Thesis
Chapter 2 provides the background and reviews the relevant state-of-the-art to this thesis.
It starts by introducing the basics of electrodes and electric physiology behind ENS, as well
as precautions that should be taken during the stimulation. The focus then moves onto the
background of ENS, and state-of-the-art stimulator designs are reviewed and compared. In
the last section within this chapter, the current state of ISMS is reviewed and associated
challenges are highlighted.
In Chapter 3, a new method is introduced which provides charge control in voltage mode
stimulation to improve safety. A mixed-signal integrated circuit (IC) is described with proof
of concept results using a resistor-capacitor (RC) model, in-vitro and ex-vivo separately. It
achieves comparable results with other traditional stimulators within a compact silicon
footprint.
Chapter 4 further develops the method introduced originally in Chapter 3 to form a
stimulus based on charge-packets. Combined with voltage and current controlled methods,
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eight individually programmable channels have been integrated within a single IC to provide
monopolar and multipolar stimulation.
Chapter 5 investigates the idea of field shaping to allow the peak of the generated electric
field to be shifted (or focused) based on the settings in a multipolar environment. The
idea is developed using a finite element model. At last, Chapter 6 concludes the thesis by
summarising potential future work.
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2. Intraspinal Microstimulation:
Background and State-of-the-Art
2.1. Introduction
The development of neuroscience has allowed us to understand the role of the spinal cord
in more detail, in particular, how muscles are controlled by will or reflex [1]. However in
the 1800s, any “hardware” used to provide electrical stimulations was extremely basic, and
thus the theory of neuron stimulation was not put into useful practice in public other than
in research. Then, with the development of electronics and the integrated circuit (IC), it
became possible to implant electronic devices (like the pacemaker [2], cochlear implant and
gait control [3]) into the human body to facilitate rehabilitation, therapy or restore function.
Current research is focused on further developing such devices to target much more complex
high-level functions such as artificial retinas [4] and upper-limb prosthetics [5].
For diﬀerent target applications, diﬀerent stimulation strategies are required which means
electric neural stimulation (ENS) is not always the best solution. For instance, transcranial
magnetic stimulation (TMS) is mainly used in functional brain mapping and neurological
diagnostics because it is non-invasive. Even in ENS, except for the safety requirement which
is a “hard” requirement, the other four requirements in Section 1.2 hold diﬀerent weights
in diﬀerent applications. For example, artificial retina requests high stimulation resolution
and multiple channels, but deep brain stimulation (DBS) needs lower energy consumption
and programmability.
In this chapter, the electrophysiology basics of ENS and intraspinal microstimulation
(ISMS) are first introduced. Then diﬀerent state-of-the-art design techniques for meeting
the aforementioned requirements on ENS are reviewed. The chapter concludes by reviewing
the current state of intraspinal microstimulators.
2.2. Background on Physiology
2.2.1. Organisation of spinal cord
The human spinal cord (shown in Fig. 2.1) nests in the vertebral column and is covered
by meninges. It consists of various types of neural tissue and support cells. The column
comprises 33 articulating vertebrae/segments for support and protection, forming 5 regions.
The first region is called cervical which consists of 7 vertebrae that controls breathing, heart
rate and forelimbs. The second region is the thoracic, typically consisting of 12 vertebrae
which controls sympathetic tone, e.g. temperature regulation and trunk stability. The
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Figure 2.1.: An illustration of the spinal cord showing: (on left) a detailed cross section, and (on right) a list of
corresponding spinally mediated functions. Adapted from [6]
next region is the lumbar which typically includes 5 vertebrae that controls hip motion and
hindlimbs. The other two regions are the sacrum and coccyx which usually consist of 5
and 4 vertebrae respectively. They control sex and bladder functions. During spinal cord
injury (SCI), the damaged region will lose its connection with the peripheral nervous system
(PNS) fully or partially, whilst blocking the signal to and from the regions below despite
maybe being intact.
A typical neuron is shown in Fig. 2.2 which has a soma, axon and dendrite. In vertebrates,
an axon may be covered with the myelin sheath which increases the propagation speed of
electrical neural signal and guide regrowth in damaged parts. In spinal cord, the soma of
neurons forms grey matter at the central area of the spinal cord as shown in the left of
Fig. 2.1. The grey matter is categorised into 10 laminae based on cellular structure of the
cell as shown in Fig. 2.3 [7]. The axons of all spinal cord neurons form the white matter
which encloses the grey matter. Some axons run along the rostral-caudal axis in the spinal
cord to relay information in diﬀerent segments while some form mixed spinal nerve that exits
the spinal cord to connect to other organs in the body. Sensory information from organs is
sent to the spinal cord via aﬀerent nerves in the dorsal root that connects to the dorsal horn
(laminae I-VI). On the other hand, the motor commands generated by the motor neurons
in the ventral horn (laminae VII-IX) exit the spinal cord via nerves in ventral root to the
target muscle.
2.2.2. Motor neuron-muscle relationships
Motor neurons not only exist in the spinal cord but also in the brain (upper motor neurons).
However, only those in the spinal cord (lower motor neurons) control the skeletal muscle
contractions. Neurons that control diﬀerent muscles are located at diﬀerent segments of
the spinal cord. This location mapping between target muscle and origin motor neurons is
studied extensively [8, 9].
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Axon
Dendrite
Myelin sheath
Node of Ranvier
Figure 2.2.: An illustration of a typical neuron cell. Showing soma, dendrite, axon, node of Ranvier, myelin sheath.
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VIII
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canal
Figure 2.3.: Laminae of the spinal cord. Laminae I-VI forms the dorsal horn and VII-IX the ventral horn.
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Each motor neuron innervates a single muscle fibre (a single muscle consists of several
muscle fibres). All the motor neurons that innervate a single muscle form a rod-shaped
cluster called motor neuron pool that extends over several spinal segments [6, 8]. As an
example, mean and standard error values for the medial-lateral, dorsal-ventral and rostral-
caudal extents of the triceps surae/plantaris activation pool in cat were on average 0.6 ±
0.05mm, 1.0 ± 0.1mm, and 11.4 ± 0.3mm, respectively [10]. The sizes of such pool also
change depending on the number of muscle fibres it controls.
Within each motor neuron pool, there are two types of motor neurons. The first type is
↵ motor neuron which has a large soma (diameter is 50⇠100µm [11]). Fig. 2.4 shows the
size of the motor neurons in at the lumbar region (L1) of human spinal cord [12]. ↵ motor
neuron directly controls the force generated by a muscle fibre. The second type is the  
motor neuron, which is typically smaller in size. These innervate intrafusal fibres which are
important for proprioception. In this research, this type of neuron is not important.
(a) (b)
Figure 2.4.: Cross section of human spinal cord (lumbar region, L1) showing motor neurons located below lateral
horn (see inset in (b)). Astrocytes and oligodendrocytes are labelled ‘A’ and ‘O’, respectively. White
intracellular structure are labelled ‘?’ in (b). The objective magnification used is 40x. (a) and (b) use
diﬀerent stains method [12]. Copyright belongs to Gregor Overney.
The ↵ motor neurons, together with the fibres they innervate is called a motor unit
(Fig. 2.5). Skeletal muscle contraction is a result of the combined action of these motor
units. There are two types of motor units. One is fast motor units which react fast but is
prone to fatigue. This type is good for fast reaction such as raising up a hand. The other
type is the slow motor units which react slowly but are resistive to fatigue. These are good
for holding a posture over a long time, such as standing. A single muscle can contain both
types of motor units but each fibre can only belong to one type.
These motor units are diﬀerent in size as well. Large motor units have large ↵ motor
neurons and larger fibres, whereas small motor units have smaller neurons and fibres. As
reported by Elwood Henneman, the size principle dictates that motor neurons are recruited
from small sizes to large sizes [13]. This means that motor neurons within a pool are not
activated simultaneously but progressively depending on the required force. It is thus rare
for all motor neurons to be active simultaneously [14].
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Figure 2.5.: An illustration of a motor unit adapted from [6]
2.2.3. Biophysics of action potential generation
This relationship lays the fundamentals of spinal cord stimulation. Depending on the loca-
tion of the stimulation, diﬀerent muscle contraction/extension pattern can be achieved. For
all the neurons, not only the spinal cord neurons, a successful stimulation would generate an
action potential (AP) which is an electric pulse. The whole generation originates from the
interactions among diﬀerent types of ion-channels in the neuron’s membrane and is briefly
described below.
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Figure 2.6.: (a) The phospholipid cell membrane, ionic charges and an ion channel. (b) 4 phases during an AP
generation: (i) stimulation causing depolarisation to above threshold, (ii) Na+ channels open and Na+
enters cell, (iii) K+ channels are open and K+ leaves cell, (iv) refractory period and ion pumps restore
resting potential. Note that INa and IK are caused by Na+ influx and K+ eﬄux respectively
An illustration of the cell membrane, ionic charges and an ion channel is shown in Fig. 2.6.
Before stimulation, the neuron maintains a low concentration of Na+ and a high concentra-
tion of K+ inside the cell. K+ is allowed to leak outside, but an influx of Na+ is blocked.
Therefore, the voltage across the membrane (Vm) is close to the potassium equilibrium
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voltage EK ⇠ 75mV, giving a rest potential of around  70mV. This means there are more
positive charges on the extracellular side of the membrane and more negative charges on
the intracellular side as shown in Fig. 2.6(a). When a neuron is being stimulated, typically
the sodium ion channels are opened which allows an influx of Na+ that rises Vm which
is called depolarisation (phase (i) in Fig. 2.6(b)). However, as this influx needs to coun-
teract the eﬄux of K+, a threshold of Vm is created around  60mV above which more
and more sodium channels are open due to positive feedback of Na+ influx until they are
fully open. Now as the Vm reaches its peak which is approximately the sodium equilibrium
voltage ENa ⇠ 65mV (phase (ii) in Fig. 2.6(b)), the channels are then gradually closed
while the voltage gated potassium channels are still increasing the eﬄux of K+ because of
longer reaction time-constant. This causes a re-polarisation of the membrane towards EK
(phase (iii) in Fig. 2.6(b)). Due to the momentum of the potassium influx, there will be
an undershoot towards EK which is termed hyperpolarisation (phase (iv) in Fig. 2.6(b)).
During this undershoot, if the sodium ion channels remain inactive, it is called an absolute
refractory period during which the neuron cannot generate another AP under stimulation.
Otherwise, it is called the relative refractory period as only opened potassium channels are
counteracting the depolarisation. An AP can still be initiated during the relative refrac-
tory period provided the stimulus is large enough. The refractory period is responsible for
uni-directional propagation of the AP. Then at last, the neuron is restored to the rest state
by the ion pumps. The generated AP propagates to the connected neurons via chemical or
electrical synapses.
In brief, what a stimulus should do is to open sodium ion-channels and the rest is a built-in
biophysics process of a neuron. The ion-channels can be opened chemically or electrically.
Chemical stimulus is called neurotransmitter which binds to target receptors on the cell
membrane and control the ion channels. Because the neurotransmitter needs to diﬀuse to
the targets, it is usually slower than the electrical stimulus. As the cell membrane is a good
insulator, a rise of external voltage at a point closer to the neuron will consecutively increase
the intracellular voltage at that point. Therefore, an intracellular current will be created
causing charge redistribution at nearby points that causes Vm to rise thus opening the
voltage gated sodium ion-channels. Because of kinetics of the membrane and ion channels,
there are other methods that can cause charge redistribution such as change of temperature
or mechanical deformation of membrane [15].
2.3. State-of-the-art Electrical Neural Stimulation
A simple (and typical) ENS system consists of only the electrodes and their driving circuit.
However, with challenging safety requirements (as those imposed by the U.S. Food and Drug
Administration (FDA)), high stimulation eﬃciency and other more advanced functions,
more and more circuits must be added to the system. In the following section, the basics are
first introduced, and then state-of-the-art ENS systems are reviewed based on requirements
stated in Section 1.2. Finally, generic approaches to overcome current spread in various
ENS applications are reviewed.
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2.3.1. Stimulation electrodes
In order to change the extracellular voltage of the target neuron, an electrode must be
placed in proximity to that neuron to deliver the charge from the circuitry. In ENS, at least
two electrodes are used. The one delivering the stimulus is called the working electrode and
the one closing the circuit is called the return electrode.
Electrode materials
The properties (e.g. size, maximum charge capacity) of electrode material determines
whether the electrode is suitable and safe for the target application. For ENS stimula-
tion, the most important two factors are charge per phase and charge density [16]. Charge
per phase is the total of charges delivered to the tissue during the stimulation phase. It is
presented as the shaded area in the cathodic phase of Fig. 2.10. Charge density is defined as
charge per phase divided by the geometric surface area of the electrode. The safety range for
not inducing neural damage depends on the target neural tissue. For ISMS, no significant
damage is reported for rats at charge per phase up to 48 nC, 7000µC/cm2 density [17].
On the other hand, charge density is also limited by the maximum charge injection
capacity (CIC) determined by electrode material and surface roughness. Exceeding this
limit means the charge injected is not recoverable due to chemical reactions which generate
gas and/or changing pH. The CIC for commonly used electrode material (with possibly
diﬀerent manufacture treatment) is listed in Table 2.1, together with its charge injection
mechanism. The charge injection mechanism is the way charge is exchanged between the
electrode and the solution. Faradaic and capacitive charge injection are diﬀerentiated by
the involvement of redox reactions which oﬀer relatively large injection capability at the
risk of damaging neural tissue and/or the electrodes. For such reasons, capacitive charge
injection is desirable but may not be able to provide enough charge for stimulation. On
the other hand, Faradaic charge injection needs to be applied carefully to avert damage.
These two mechanisms are modelled in the electrode-electrolyte interface (EEI) model later
in Section 2.3.1.
For ISMS, the threshold for generating AP is reported to be ⇠ 8.5 – 12.8 nC/phase,
1195.6 – 2601.2µC/cm2 [17, 23]. The material can then be selected by the threshold value
against the CIC value from Table 2.1 to ensure safety. However, it must be noted that
these values are measured under diﬀerent pulse widths and conditions (i.e. in-vivo or in-
vitro) thus vary case by case. For instance, the value of the maximum CIC for a platinum
electrode is found to be 0.3 – 0.35mC/cm2 when using a pulse width greater than 0.6ms for
evaluation but 0.05 – 015 with a pulse width of 0.2ms.
Note that there are some materials used by researchers such as tungsten and stainless
steel [23, 24] may not be considered suitable for chronic stimulation due to dissolution when
exposed in an oxidising environment [18, 25, 26]. However, they are still useful for acute
recording or stimulation and have been used intensively as the base for depositing other
material onto the electrode because of their mechanical strength [22].
Beside the requirements shown above, the electrode also needs to show low impedance to
allow better charge injection rate. In addition, the material needs to have enough mechanical
34
Table 2.1.: Charge-injection limits of electrode materials for stimulation.
Material Charge injection mech-
anism
Max. CIC (mC/cm2) Reference
Pt & PtIr alloys Capacitive/Faradaic 0.05 – 0.541 [18–20]
Mesoporous Pt Capacitive/Faradaic ⇠ 3 [18, 19]
Iridium smooth Capacitive/Faradaic 0.1 – 0.6 [21]
Iridium oxide2 Faradaic 1 – 5 [18, 20]
Tantalum/Ta2O5 Capacitive ⇠ 0.5 [18]
TiN Capacitive ⇠ 1 [18, 20]
PEDOT Faradaic ⇠15 [18, 19]
CNT Capacitive 1 – 1.6 [18, 19]
PEDOT coated CNT Faradaic/Capacitive 392    1400 [19, 21, 22]
1 The theoretical capacity is around 0.3 – 0.35 µC/cm2, but Pt dissolution starts as low as 20 – 50 µC/cm2
in-vitro and the potential would exceed water window at ⇠ 100muC/cm2
2 Depends on the method the iridium oxide electrode is manufactured and post-processed (i.e. conditioned), the
CIC can be increased to ⇠5mC/cm2.
strength so that it will not break during implantation and be biocompatible so that it will
not cause severe immune reaction during chronic stimulation. These general requirements
can be found in [18, 19].
Microelectrode array
Although single microelectrode with a tip on the micrometer scale is usually used in research
for single neuron access, multielectrode array (MEA) allows a compact and multiple access
to a small region via only one implantation. Also, its manufacture controlled structure is
good for studying neural dynamics as the locations of the neurons can be estimated.
Current MEAs are grouped into three main categories by [22]: microwire arrays, mi-
cromachined arrays and flexible arrays. Each has its own advantages and disadvantages
as summarised in Table 5 in [22]. Microwire array is still preferred for chronic recording
and neuron locating. However, since it is bendable during insertion, it is hard to place
the tip accurately for neuron stimulation. Micromachined array can be better controlled
during insertion and also provides better spatial resolution. However, it is hard to fix its
position relative to the neural tissue. Therefore it may damage the tissue if any relative
displacement happens. Flexible array is more used for surface recording, such as electro-
corticography (ECoG) recording, because it is hard to implant the array deep inside the
neural tissue. Most MEAs can be used for both recording and stimulation as long as the
safety requirements are met.
In terms of commercially availability of these MEAs, Table 2.2 summaries the main MEAs
sold by 4 companies. Note that not all these probes are approved for clinical use. For
diﬀerent applications, the electrode must have the correct geometry. For example, in ISMS,
to access the target motor neurons in ventral horn, the length of the electrode needs to be
greater than 5mm when accessing from the dorsal side, and have a contact spacing (pitch)
less than 500µm so that at least one electrode will be inside the motor neuron pool. Then,
it is clear that the Utah MEA is not a choice in this case.
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Figure 2.7.: Typical electrical model for the electrode-electrolyte interface used in the ENS design
Electrode-electrolyte interface
EEI is formed on the surface wherever an electrode contacts an electrolyte. It is used to
model the electrode properties using circuitry so that it can be used during the ENS de-
sign. These properties are complex, time-variant and non-linear. A lot of studies have
been done in electrochemistry in order to understand and model them [18, 27–31]. Typical
equivalent circuit models of EEI for ENS system design include only three components as
shown in Fig. 2.7. The Warburg impedance due to mass transfer by diﬀusion in solution is
not included because its value reduces at higher frequencies. For neural stimulation, it was
experimentally determined to be insignificant. ZCPA is a constant phase angle component
representing the capacitive charge transfer via the interface capacitance with the inhomo-
geneous surface [31]. Rct represents the Faradaic charge transfer and RS is the electrolyte
spreading resistance between the working and return electrodes. Usually, capacitive charge
transfer is more preferable as it will not involve any redox reactions. However, some extent
of Faradaic reactions are allowed provided they are reversible.
2.3.2. Types and configurations
Based on the size, location and number of working and return electrode, ENS configurations
can be grouped as monopolar, bipolar and multipolar (tripolar and more). An illustration
of these three configurations is shown in Fig. 2.8. In the monopolar configuration, the
return electrode has a much larger surface area than the working electrode and is placed at
a distance. Therefore, in Fig. 2.7, ZCPA of the return electrode can be ignored. Moreover,
no irreversible Faradaic reactions happen during normal operation. This is true as such
Faradaic operation must be avoided for any stimulator. Therefore, Rct of both electrodes can
be ignored. At last, assuming the surface of the electrode is smooth, ZCPA would represent
a pure capacitor which is called double-layer capacitance (Cdl) [29]. This simplified model
is more commonly used [32–37].
In bipolar and multipolar configuration, all electrodes are comparable in size and are
placed at closer proximity than in monopolar stimulation. Therefore, ZCPA of all electrodes
are comparable and cannot be ignored but can still be simplified to pure capacitors. As a
result of the spacing between electrodes, the stimulus in monopolar stimulation has a radia-
tive profile and a confined area in the other two configurations. Moreover, the multipolar
configuration is capable of shaping the electric field generated by the stimulus since several
working and returning electrodes are used simultaneously.
The electrical stimulus can be voltage, current or charge which can all achieve the same
desired eﬀect to depolarise the membrane. Corresponding to the three forms of stimulus,
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(a) Monopolar Configuration (b) Bipolar Configuration (c) Multipolar Configuration
return electrodeworking electrode
working
electrode
return
electrode
working
electrode
return
electrode
return
electrode
Figure 2.8.: Main electrode configurations for ENS: (a) monopolar configuration, with return electrode placed at
a distance from the working electrode and with a larger surface area; (b) bipolar configuration; (c)
multipolar configuration
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Figure 2.9.: The three types of ENS
there are three types of ENS system: current mode stimulation (CMS), voltage mode stim-
ulation (VMS) and charge mode stimulation (QMS). Illustrations of their generic circuits
are shown Fig. 2.9. In CMS, VMS and QMS, the current, voltage and charge are controlled
respectively. Each has its own pros and cons and has been experimentally studied in [38].
Current mode stimulation
In CMS, the current flowing through the tissue is controlled, and therefore the total charge
delivered is easily defined by timing. This is of great importance as excessive charge not
only increases power consumption but also causes tissue damage (more details on safety
are discussed in Section 2.3.3). However, a relatively high supply voltage is required to
design the stimulator so as to accommodate a larger output range. This is because the
required eﬀective stimulation amplitude changes with the tissue impedance which is based
on electrode placement, electrode age, or be patient specific. For instance, a stimulation
current of 500µA will cause 5V drop across the tissue (for an electrode-tissue impedance of
10 k⌦). This supply voltage requires a high voltage module for complementary metalâĂŞox-
ideâĂŞsemiconductor (CMOS) IC fabrication with extra cost. In addition, this limits the
maximum current that can be delivered as a suﬃcient voltage headroom must be preserved
for the current source to work properly. As a result, when the maximum current is not
used, power is wasted on the current source.
Voltage mode stimulation
In VMS, the voltage across the tissue is controlled instead of the current. Thus the ability
to directly control the charge is lost as the tissue impedance is non-linear, time variant and
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unknown at design time. However, from a circuit design point of view, there is no need
for this voltage headroom, thus simplifying the design and improving stimulation eﬃciency.
Even though high voltage modules are unnecessary, they are typically used to enable a
higher stimulation current.
Charge mode stimulation
In QMS, the charge is controlled directly. A typical implementation first charges a bank of
capacitors to a predefined voltage and then discharge the charged capacitors through the
tissue [36]. However, because of charge sharing, only part of the charge will be delivered to
the tissue. The capacitors can be topped up after the stimulation. The charge delivered can
be calculated through monitoring the residual voltage on the storage capacitor. In order
to make sure most of the charge is injected into the tissue, large storage capacitors in the
order of nanofarad are required. This unfortunately prevents a fully integrated design for
QMS.
Table 2.3.: Qualitative comparison between three diﬀerent ENS modalities
VMS CMS QMS
Stimulation eﬃciency High Low Mid
Main/Potential applications DBS Retinal implant,
cortical prosthe-
sis
ISMS
Engineering challenges Stimulation cur-
rent control
Energy eﬃciency
(high voltage
headroom)
Sensitive to para-
sitic capacitances
References [36, 39–41] [42, 43] [35, 36, 44]
2.3.3. Safety
Safety is of crucial importance in the design of any ENS system and before deployment
has to be regulated tightly through regulatory bodies such as FDA. It is required to be
implemented in several aspects of the design. For example, system packages need to be
made of biocompatible material to eliminate any rejection from the body in addition to
not being harmful. Comprehensive reviews have been published on this topic [16, 45]. The
main focus here is IC design techniques used to comply with the safety requirements which
include charge balancing, fail-safe protection, thermal dissipation and size. Note that the
important safety requirements on charge density and charge per phase are limited by the
electrode rather than the stimulator as mentioned above and cannot be improved via better
circuit design.
Charge balancing Charge balancing means the removal of any injected charge used for
stimulation to give a zero residue charge after each stimulation. This is because residue
charge will induce a direct current (DC) level across the EEI causing redox reactions. The
resultant water electrolysis or toxic substance (chlorine) generation will reduce the electrode
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lifetime as well as damage the surrounding tissue. For example, the maximum allowed
residue DC current level is 100 nA for cochlear implant1 and 10 nA for retinal implant [47,
48].
One way of benchmarking the charge imbalance is residue DC level IDC,res defined as
IDC,res =
Qres
Tshort
(2.1)
where Qres is residue charge and Tshort is shorting time. Equivalently, it means an imbal-
anced stimulation includes one perfectly balanced part and a DC stimulation part at a level
of IDC,res. This equation can be further transformed by introducing charge mismatch factor
µ thus
IDC,res =
Qtarget · µ
Tshort
(2.2)
where Qtarget is the total charge required. In this equation, IDC,res, Qtarget are determined
by application while µ is a design parameter. It is shown that for a high µ, the requirement
on IDC,res can still be met by tweaking the stimulation protocol, such as using a longer
shorting time. On the other hand, a lower µ gives more choices on stimulation protocol.
Therefore, instead of using IDC,res, charge mismatch factor µ highlights the quality of the
design.
One traditional way to remove the charge is called passive charge balancing which shorts
the working electrode and the returning electrode through a resistive path after each stim-
ulation [49]. This method is intuitive and safe as it essentially shorts the two ends of EEI.
However, because of the impedance of EEI, the discharging time constant is relatively large
(several hundred of microseconds), limiting the repetition rate (speed) of the stimulation.
Nevertheless, this method is usually applied at the end of each stimulation for extra safety.
A slight variation of this is to use a buﬀer to provide a potential (usually the mid-rail
voltage) and shorting all the electrode to this voltage [43, 50]
Active charge balancing means the injected charge is recycled via active circuitry. The
simplest way is to use bi-phasic stimulus which is widely used nowadays. A typical CMS
bi-phasic stimulus comprises two phases as shown in Fig. 2.10. The first phase is called
the cathodic phase during which charge is injected to the tissue to activate the target
neural tissue. The second phase is called the anodic phase during which the charge is
recycled. Between the two phases, there is an interphasic delay (IPD) which is important
in preventing the anodic phase suppressing the AP recruited by the cathodic phase [42, 51].
This asymmetric waveform is good for continuous stimulation by maintaining the same
stimulation threshold. The shaded regions in the cathodic and anodic phases (Fig. 2.10)
are designed to be equal in area in order to achieve zero residual charge. However, in practice
this is challenging to achieve due to a mismatch between the current source (anodic phase)
and the current sink (cathodic phase).
To avoid or improve the matching, several techniques have been proposed. [42, 46, 52]
use a single current source for both delivery and recycling phases with the help of H-bridge.
1A more strict requirement of 25 nA is used by [33, 46]
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Figure 2.10.: Typical current mode stimulation waveform with a zero net charge, i.e. the cathodic and anodic shaded
areas should be equal (and opposite)
Ideally, if the biphasic waveform is symmetric, the mismatch of two phases of this type of
design is very close to zero because the only limitation is the mismatch of the switches in
the H-bridge and output impedance of the current source. For example, [46] uses symmetric
stimulus and is able to achieve 5.6 fC for 140 nC charge delivery. However, for asymmetric
waveform, the mismatch of the current source dominates as the reported charge mismatch
(µ) is around 0.5% for current source implemented using current mirrors and with good
layout [42]. Ian Williams manages to further reduce µ to 0.05–0.15% over a series of 4
stimulations [52]. The asymmetric waveform is constructed by using all 4 current mirror
outputs for charge delivery but only one for recycling. All the four outputs are cycled
through so that a better matching is eventually achieved over 4 cycles.
Lam and Lee proposed a method to self-calibrate the digital-to-analogue converters
(DACs) for generating biphasic current pulses which achieves µ = 0.06% [53]. During
IPD, the DAC used for charge balancing is calibrated by introducing an oﬀset equal to the
mismatch to the DAC used for charge delivery. A similar method, dynamic current balanc-
ing (using dynamic current copying (DCC)) is used by [4, 33, 54]. Instead of introducing
an oﬀset, the required gate driving voltage on the transistor working as the current source
is sampled and held during calibration that precedes each stimulation. Although [54] gives
µ = 0.012%–0.035% in simulation, the measurement results from [33] and [4] show µ = 0.4%
and µ = 0.5% respectively.
Other than trying to balance the charge from the source, it can also be actively corrected
afterwards. Ortmanns et al have developed a method that monitors the residual voltage
caused by the charge across the electrode pair after each stimulation cycle [32]. For any
value falling outside the safety window, an oﬀset current or small current pulses would be
applied to the tissue to reduce long term or short term residual charge respectively. For
the reported system in [32], µ = 0.01%. Similarly Jiang et al use an extra current source
to compensate the imbalance caused by the rounding problem of DAC when generating the
scaled current output during active charge recycling [55]. The measured results is around
µ = 0.01%. Alternatively, Fang et al monitor the stimulation current to estimate the total
charge delivered rather than the voltage across the electrode resulting µ = 0.2% [35].
Fail safe protection Even if perfect charge balancing can be achieved during normal
operation, blocking capacitors are still used to protect the user in case of system failure.
Otherwise, a direct DC path could form through the tissue, causing the same damage as
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charge imbalance. But note that this is only true for systems using electrodes made of
material that involves Faradaic charge transfer. Systems using electrodes made of capac-
itive charge transfer only material, e.g. Tantalum, can avoid the blocking capacitor [56].
However, these kind of electrodes are usually very large so as to meet the charge delivery
requirement.
A typical value for these capacitors is in the order of 100 nF or 1µF making them un-
suitable for on-chip integration which has become a major issue for multichannel stimu-
lators [55, 57]. There are designs aim to replace the capacitors with other fail-safe pro-
tection methods including monitoring the electrode-tissue impedance [43, 58], charge [35]
and voltage [32]. Although these can achieve a certain level of protection, the operation
of blocking capacitor depends only on the passive response of the device (e.g. the large
shunt impedance) rather than an active monitoring. Hence it is challenging to be replaced.
Instead of removal, high frequency current-switching provides a means of reducing its value
to the pF range making integration possible [59].
Apart from the physical protections, system failure should always be avoided from the
circuit design point of view. As a result, data integrity checks and correction are a standard
procedure in most ENS systems [4, 55, 57, 60, 61].
Thermal dissipation Thermal dissipation from the circuit to the surrounding tissue is
not a significant issue for external stimulators but is crucial for implantable microstimula-
tors. The main heat sources on the chip include the implantable battery, power converters
and high speed digital circuitry. If the implanted device receives data and power through
a wireless link, the electromagnetic energy will also have an eﬀect on heating tissue. For-
tunately, it is within the safe range set by IEEE [62] in the US and health protect agency
(HPA) in the UK [63]. The heat generated by the device itself is regulated by FDA in
the US (ISO 14708-1:2013) and Medicines and Healthcare Products Regulatory Agency
(MHRA) in the UK (BS ISO 14708-1:2013). They state that the temperature of the outer
surface of a device must not rise more than 2 C above body temperature [64]. The influ-
ence of power dissipation on tissue temperature elevation for retina prosthetic devices is
investigated in [65] using a computer model. It is argued that the total power dissipation
of a 16-electrode system must be kept below 12.4 mW, (area 4mm⇥ 4mm) which trans-
lates to a power density of 77.5mW/cm2. The result obtained from in-vivo experiment
using Utah electrode array implanted in the brain is about 57mW/cm2(13mW; area is
7.88mm⇥ 7.53mm; temperature increase 0.38 ) [66], which is 30% lower than the widely
accepted value of 80mW/cm2 [67]. Excessive heat must be taken away actively as done
in [64].
The heat generated is directly proportional to the circuit power consumption which should
be minimised. In the mean-time, the power eﬃciency of the system should be increased
so as to reduce the power wasted and will be reviewed in Section 2.3.4. In [61], the total
power of the implanted device is monitored and fed back to the external power transmitter.
Therefore, the power transmitted can be adjusted to a proper level as required by the
implanted system resulting in a higher power eﬃciency.
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As a protection method, from a circuit design perspective, the system should be able to
monitor the temperature of the surrounding tissue and limit the power consumption when
there is a danger of overheating. This has been implemented in [68] and [4] for an in-vitro
MEA used with cultured cells and retinal prosthesis respectively.
2.3.4. Power consumption
The power consumption of a system can be split into quiescent power PQ and dynamic power
PD. PQ does not vary with the stimulation protocol (i.e. stimulus profile and stimulation
rate) but PD does.
Regarding the eﬃciency of the system, it can be defined as
⌘ = PEEI/ (PD + PQ) (2.3)
where PEEI is the power consumed on the tissue.
From the above equation, it is clear that ⌘ can be improved if PQ and PD can be reduced.
PQ is mainly limited by the analogue part of the system. Because of the presence of DAC,
current mirror and other biasing circuit, PQ is on the order of 10 ⇠ 100µW per channel
for most designs [4, 35, 42, 69]. [46, 54, 68] achieves PQ < 10µW by disabling the analogue
front-end outside stimulation time. However, [59] hits the higher end of PQ (200µW)
because of higher switching frequency used in the front-end.
The dynamic power consumption per channel PD is in the same order as PQ and can also
be reduced. It has two contributors. The first one is the system overhead which controls
the stimulation and ensures safety. So, simple designs with blocking capacitors would give
a better result on this factor. The second part is the power consumed in stimulation
path excluding all the useful power for stimulation (PEEI). Ghovanloo et al introduces
stimulation eﬃciency to quantify this factor based on stimulation type and found CMS
is the least eﬃcient while VMS is the most eﬃcient. Nevertheless, CMS is still the most
favourable method. [40, 52, 70] manages to saving around 50 ⇠ 60% wasted power by using
dynamic power supplies.
2.3.5. Size and programmability
As discussed in Section 1.2, smaller and lighter system is better for implantation and free-
behaving animal experiments. And this is not a problem for the design as long as the
system is fabricated on silicon chips and without power supply implanted. However, for
fully implanted system, it is often limited by the size of the battery. Hence, wireless mi-
crostimulator is the best solution [43, 51, 57, 61, 71]. Although wireless technology is a hot
topic both for neurostimulation and neurorecording, it is not a focus in this thesis. Typical
whole system sizes are in the order of centimetre. An in depth review can be found in [72].
Programmability is an important aspect for the stimulator to be useful in clinical and
research applications. Most stimulator would provide programmability on stimulus ampli-
tude, inter-phasic delay, stimulation frequency and active channel [4, 57]. Some also provide
more than one stimulation type and arbitrary waveform programming [43, 73–75].
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2.3.6. Targeted stimulation
The current spreading problem is a fundamental challenge in all ENS applications. For
example, although MEA can provide more physical channels for the cochlear implant (up
to 22 in commercial devices), the eﬀective number of channels has been limited to just 8
due to current spread [76]. The same challenge has been faced in retina prosthetics which
has become one of the main limitations [37].
Existing works aimed at addressing this can be classified into three main categories: (1)
manipulating the position of the MEA; (2) employing regenerative electrodes; (3) manipu-
lating the configuration of the stimulating electrodes [77]. For the first category, the MEA
is placed closer to the target neurons in order to reduce the stimulation current thus reduc-
ing the spreading eﬀect. For the second method, neurotrophic electrodes are employed to
enable the dendrites grow on the electrodes reducing the distance between the electrodes
and neurons. Although this is excellent for an in-vitro platform, developing this towards
an implantable device is expected to be challenging. The third method dynamically recon-
figures the MEA such as to explore its maximum achievable resolution. For example, using
adjacent electrodes in an array to provide the current return path for a single stimulation
electrode to confine the stimulus current [37]. Although this does provide some improve-
ment, the main issue tends to be increased power consumption due to shunting currents
increasing, thus reducing stimulation eﬃciency. Another method is to use phased-array
techniques [78] to further improve the stimulation resolution based on the interference of
the electromagnetic wave in the far field [79, 80]. Therefore GHz signal needs to be used
which makes it is hard to generate using a standard CMOS process and consumes a huge
amount of power.
2.4. Current State of Intraspinal Microstimulation
Spinal cord stimulation (SCS) is mainly used to treat the chronic pain based on the gate the-
ory published in 1965 [81]. It has matured to the extent that commercial FDA-approved SCS
systems are available through Medtronic, Inc. and several other medical device companies.
These systems are typically implemented using integrated technology and are therefore fully
implantable, with the electrodes implanted into the epidural space. These systems also use
inductive power transfer to recharge an implantable battery. The charge interval is usually
more than 24 hours [82].
Diﬀerent from SCS, ISMS is still at the research phase. Experimental neurologists tend
to use bulky, external equipment to generate the stimulus that is then delivered through an
implanted microelectrode (array) [10, 23, 83, 84]. Although there are many published ENS
systems, commercial products may not provide configuration flexibility for ISMS.
ISMS generally aims to stimulate specific motor neuron pools with typical stimulation
current around 100µA for a duration of 100 ⇠400µs. Within this field, there has recently
been a great surge in interest within the neuroscience community. The key drive is to apply
this method towards restoring motor function in fore-/hind- limbs.
Prosthetics of hindlimb control have been mainly studied and tested on cats [24, 85–87].
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Overall results indicate that ISMS is possible to innervate muscles that are needed for
standing [85] and closed-loop stepping [24, 86]. For forelimb, Zimmermann et al have
demonstrated that grasp and release function of the hand can be achieved through ISMS
with only 2 electrodes [23]. They also showed that models designed based on ISMS can
provide predictable and chronic stimulation.
These results do provide a good motivation for using ISMS to restore lost spinal cord
function, but the aforementioned stimulus spread problem remains. Current spread range
in the spinal cord grey matter is predicted to be of 0.5 to 0.7mm for 70µA and 0.6 to
0.8mm for 100µm in cats [88]. Although this value will not cause misfiring of the motor
neurons in a neighbourhood pool as tested in the same paper, this will limit the control of
the muscle fibres within the pool. Therefore, it is not good for gradual control of the force
of a single muscle or better fatigue resistive stimulation.
In addition, movement of microelectrodes can pose further challenges, for example in [24],
one electrode tip is shifted slightly after implantation, resulting in activation of both the
knee extensors and ankle flexors and produced a contralateral response. In such cases it is
highly undesirable to explant and re-implant due to the risk of infection and to avoid any
additional damage to the tissue.
These two problems can be resolved if stimulus focusing can be achieved, meaning the
stimulus be confined to a smaller area and steered towards a specific direction. An eﬀective
implementation would bring ISMS closer to the level of flexibility provided by the traditional
ENS methods. As a result, finer control of the skeletal muscle can be achieved and a
displacement of the electrodes can simply be re-calibrated. Now the problems have shifted
to finding a method(s) for limiting the current spread eﬀect and focusing the stimulus.
Unfortunately, the methods proposed for ENS in Section. 2.3.6 have not been applied to
ISMS [71].
2.5. Conclusions
In this chapter, the basic theory of neural stimulation is introduced as well as basic mod-
elling of EEI. Published systems are reviewed from diﬀerent aspects with an emphasis on
stimulation safety. A summary table is shown in Table 2.4. It is shown that there are
various methods for achieving charge balancing and designers are trying to replace the non-
integratable blocking capacitors with active monitoring system. Some proposed systems
also monitor the temperature and power condition of the system. Power consumption keeps
shrinking as researchers are reducing the quiescent power on the analogue part and power
wasted on the stimulation path (e.g in CMS). Size requirement has pushed system to utilise
wireless technology for power transfer. Programmability is nearly a standard for ENS stim-
ulators. Targeted neural stimulation has become a major limitation on the eﬀective number
of stimulation channels. Various methods have been proposed ranging from electrode re-
design to voltage field shaping. Each has its own challenges. At last, the current state of
ISMS is discussed. Although general ENS system is normally applicable, researchers still
prefer to use bench-top equipments because commercial stimulators for other applications
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has configurations that cannot be overridden. Moreover, designing an application-specific
integrated circuit (ASIC) stimulator needs more eﬀort and collaboration with IC engineers.
Also, ISMS requires better spatial resolution which may not be possible with oﬀ-the-shelf
stimulators.
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3. A New Method for Safe Electrical Neural
Stimulation: Charge-metering
3.1. Introduction
This chapter presents a novel technique for charge-metered voltage mode stimulation (VMS)
that achieves good charge balancing using two small fully integrated capacitors. This tech-
nique was adopted from an application in nuclear science for charge monitoring [1]. It has
also been applied in a mixed signal integrator design [2]. Following the preliminary work [3],
an application-specific integrated circuit (ASIC) is manufactured as a proof of concept. The
methodology and system architecture are detailed below and evaluation was performed using
resistor-capacitor (RC) electrode-electrolyte interface (EEI) model, buﬀered saline solution
and ex-vivo Xenopus sciatic nerve.
3.2. Principle and System Architecture
The system architecture is shown in Fig. 3.1. It can be divided into two sub-systems: an
analogue front-end for the charge sensing, and a digital back-end for the charge measur-
ing and system control. RS and Ce represents the EEI described in Section 2.3.1. The
required charge quantity is set by the controller which sequences the switches to deliver
the stimulation current via two paths formed by Cunit1 and Cunit2 alternatively. The two
comparators and one counter will track the number of times these paths were taken, hence
the total amount of charge injected/recycled. The method will be explained in detail in
Section 3.2.1 and 3.2.2. Its integrated circuit implementation and evaluation setup are
described in Section 3.2.3 and 3.2.4 respectively.
EEI 
Controller
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10-Bit Up/Down
Counter
CLK
Switch Control
10
User Input 
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Cdl
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+
_
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Figure 3.1.: System architecture of the proposed charge-metering system. (RS represent the tissue spreading resis-
tance and Cdl the electrode-electrolyte-tissue double layer capacitance. Vref for the two comparators are
the same. Both Vref and Vstim are provided externally.)
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3.2.1. Method of charge-metering
The essence of charge-metering is integration of the current over the stimulation/recycling
period. One straight forward method would be to use a capacitor. To measure 10 nC
charge is the same as measuring 10V across the two plates of a 1 nF capacitor. However,
integrating 1 nF on-chip is generally unfeasible due to area requirements. Therefore, a small
value capacitor must be used. A simple analogy is measuring a large quantity of water using
only a small measuring cup. The method presented here measures a small quantity of charge
each time with a small measuring capacitor and using a digital counter to record the number
of the total measurements made. A similar architecture is used to measure the current in
the frequency domain [4].
The circuit operates as follows. In Path 1 (Fig. 3.1), Cunit1 is charged until the comparator
tells the controller to start discharging it. Ideally, the maximum amount of charge that can
be stored before discharging is Cunit1 ⇥ Vref . This amount will hereon be referred to as the
unit charge. This charge and discharge sequence is repeated continuously using a controller.
It should be noted that Path 1 will be broken during the discharge of Cunit1 to prevent the
stimulation current bypassing Cunit1. However, the break is undesirable as its physiological
eﬀect is unknown. Therefore, the circuit is replicated such that a second current path (Path
2 ) operates in a complementary fashion such as to maintain a continuous current flow.
If Vref = 1V, the unit charge quantitatively equals the value of Cunit1 and Cunit2. From
hereon, these two capacitors will be referred as the unit capacitors (Cunit) as they have the
same value and good manufacture tolerance. Each unit charge delivered to the electrode is
counted and thus the total charge (Qtotal) delivered can be determined by:
Qtotal =
XN
1
Cunit ⇥ Vref (3.1)
where N is the output of the counter.
The system comprises 6 switches: SW1 enables both paths; SW2 3 determine the polarity
of the stimulus and are used to short the electrodes; SW4 5 are used to discharge the unit
capacitors; SW6 steers the stimulation current between Path 1 and Path 2.
3.2.2. Stimulus generation
The system generates a biphasic stimulus (similar to Fig. 2.10) using five phases as described
below. The detailed current path and switch positions are shown in Fig. 3.2.
Phase 1 – Initial/Shorting Phase The system is reset and the Cunit are discharged.
The stimulation path is broken and the electrodes are shorted. SW6 can be at either T1 or
T2. This phase can also be used for shorting after a stimulation cycle to further reduce the
residual charge.
Phase 2 – Cathodic Phase The stimulation path is established and current is integrated
on Cunit. The charge is delivered by continuously alternating between Path 1 and Path 2
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Figure 3.2.: Positions of the 6 switches during diﬀerent phases of stimulus generation.
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as described in Section 3.2.1. During this phase, the counter counts upwards till the target
value is reached.
Phase 3 – Inter-phasic Delay A short delay is introduced between the cathodic and
anodic phases to avoid blocking the propagation of the induced action potential (AP) [5].
The stimulation path is broken and the switches are set as for the anodic phase.
Phase 4 – Anodic Phase The charge delivered previously is recycled in this phase.
The operation is similar to that of the cathodic phase, with SW2, SW3 and SW6 inverted
and the counter counts down until it reaches zero. Note that the positions of T1 and T2
determine the polarity of the stimulation.
At the end of the anodic phase, the system will cycle back to the Initial/Shorting Phase
to further reduce the residual charge and wait for the new stimulation cycle to start.
The stimulus parameters can be programmed as follows: the quantity of charge needs to
be delivered is set by the controller; the stimulation duration is coarsely tuned by Vstim;
the inter-phasic delay is defined externally via an RC delay network.
3.2.3. Circuitry
The circuit has been implemented in AMS 0.18µm 1P4M CMOS technology. This section
details specific design aspects of the circuit implementation.
Switch Design
All the switches are implemented using transmission gates with equal device sizes (W/L=
10µm/0.18µm) for both NMOS and PMOS. The widths are designed to be the same so
as to mitigate the charge injection eﬀect during switching. Calculated turn-on resistance is
between 80⌦ and 330⌦ with associated gate capacitance of 28 fF. Parametric simulations
confirm that the drop-out voltage on the switch does not change significantly by further
increasing their width for the required stimulation current. Each single pole, double throw
(SPDT) switch (SW2,3,6) is implemented using two transmission gates. Switch charge in-
jection is not expected as a challenge because: (1) transmission gates significantly reduce
any switch-related charge injection; (2) matching between switches in Path 1 and Path 2
ensures any injected charge is recycled.
Unit Capacitor Selection & Comparison threshold (Vref)
The value of Cunit and Vref are crucial design parameters. They first define the measurement
resolution (Vref ⇥ Cunit) but also set the scale and power requirements of the system.
For a fixed Vref , a smaller Cunit is preferable for a finer resolution and reduced area.
However, this is at the expense of an extended counter range (for a fixed target charge
quantity). In addition, this requires the counter to operate at a higher frequency as Cunit
is charged and discharged faster. Moreover, the smaller the capacitor the greater the eﬀect
of mismatch. Therefore, there is a power/area/resolution/mismatch trade-oﬀ. To allow
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multiple stimulation channels on a single chip, both the power consumption and silicon
area should be minimised. Initially, Cunit = 1 pF was used as this has two desirable eﬀects:
increasing the stimulation resolution and also reducing the silicon area. However, this also
increases the operating frequency (Eq. 3.2) to 100MHz, which is comparable to the delay of
the continuous time comparator designed (Section 3.2.3). Therefore, a Cunit = 10 pF has
been selected (using 10⇥1 pF capacitors) to relax timing constraints and provide a charge
resolution of 10 pC. With a 10-bit counter, a maximum charge of 10.24 nC can be delivered,
meeting the requirement for intra-cortical stimulation for human vision prosthetics [6] and
intraspinal microstimulation [7]. For other applications, such as retinal stimulation using an
iridium oxide (IrOx) electrode requiring a stimulus of 800 nC (800-200µA within 1-4ms) [8],
the counter needs to extend its range from 10-bit to 13-bit. The time constant for charging
Cunit is:
⌧ ⇡ Rs ⇥ (C 1dl + C 1unit) 1 (3.2)
Where Cdl is in the order of 10-100 nF and Rs the order of 10s of k⌦. Therefore the overall
capacitance is determined by Cunit. This sets the time constant ⌧ to be approximately 100 ns
and the operating frequency of the digital controller to be approximately 10MHz. Note that
the capacitor is not charged to the stimulation voltage so that it is faster than 2.2⇥ ⌧ .
On the other hand, Vref also aﬀects the resolution. It however, also sets the common mode
of the comparator and it is preferable to set this to around half the supply voltage (0.9V).
To simplify the design, Vref is set to 1V so that the stimulation resolution is numerically
equal to Cunit. However, because of the control loop delay, Vref is actually smaller than
1V (see Section 3.3.1) and is determined via simulation so that the Cunit will be discharged
when its voltage reaches 1V.
Comparator
A continuous time comparator is designed (Fig. 3.3). A regenerative load is used to in-
crease the gain. The strength of positive feedback formed by M5 and M6 is given by
↵ = (W/L)5(W/L)6 = 1. This means the comparator works as a latch. Since the load of the
comparator is an OR gate whose input capacitance is ⇡2 fF, the delay is limited mainly by
the parasitic capacitance observed at the drains of M1 and M2. In order to minimise
this parasitic capacitance and thus reduce power consumption, (W/L)1 6=1µm/1µm,
(W/L)7,10=0.4µm/1µm. This is at the cost of introducing larger input oﬀset voltage.
However, this oﬀset voltage can be compensated by tuning the threshold voltage Vref . The
bias current is set to 6µA (determined through simulation) such that the delay is around
10 ns. This delay cannot be improved much further without significantly increasing power
consumption or changing to synchronous comparator. Although the output swing of the
comparator is limited by the headroom of the output transistors, a full swing can be achieved
at the output of the OR gate.
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Figure 3.3.: Schematic of the comparator using a regenerative load
Figure 3.4.: Schematic of the bi-directional counter (3-bits shown)
Controller & Counter
The controller is implemented using a finite state machine (FSM) coded in Verilog Hardware
Description Language to achieve the operating sequence described in Section 3.2.2. A 10-
bit up/down binary counter is used to record the charge delivered. The circuit comprises
10 flip-flops with supporting combinational logic. Fig. 3.4 shows the least significant 3-
bits. The counter operates synchronously and counts upwards when Direction is HIGH and
downwards when LOW. Calculated from the specifications of the standard cells provided by
the foundry, the counter consumes between 360 nW to 840 nW (varies with load and input
transition time) at 10MHz with a stimulation period of 1ms and a duty cycle of 20%. This
power is negligible compared to that of the comparator.
3.2.4. Evaluation methods
The system has been tested using 4 diﬀerent methods to evaluate its performance on charge-
metering, charge-balancing, process variation, mismatch, and its physiological eﬀect. The
evaluation matrix is shown in Table 3.1.
The circuit is simulated using Cadence IC 5.1.41ISR2 with foundry-supplied PSP (Penn
Table 3.1.: Evaluation matrix for each type of test.
Test Name Simulation RC Model Saline Tank Ex-vivo†
Charge metering X X X
Charge balancing X X X
Process variation & mismatch X X X
Nerve Stimulation X X
†only one chip is tested.
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Figure 3.5.: Chip microphotograph showing the core circuit fabricated in AMS 0.18µm 1P4M CMOS technology.
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Figure 3.6.: (a) Test setup for charge-metering with lumped elements; (b) Test setup for measure stimulation current
with lumped elements; (c) Saline tank test setup; (d) in-vitro setup with extracted Xenopus sciatic nerve;
and (e) diﬀerential probe equivalent input model from manufacture datasheet
State-Philips) models. Cdl and Rs of the EEI model are set to 100 nF and 10 k⌦ respectively,
based on values modelled for a platinum electrode with a diameter of 430µm [9].
The fabricated circuit (core) is shown in Fig. 3.5. Cunit are implemented using 10⇥1 pF
metal-insulator-metal (MIM) capacitors, each with a dimension of 22.2µm⇥22.2µm. The
capacitor arrays are interleaved. One important point to note is that in the fabricated
design, the target charge is hard-wired to 10 nC with the inter-phasic delay and stimulation
voltage controlled externally.
Test configuration with RC EEI model is shown in Fig. 3.6(a). The measurements were
taken from 7 randomly selected chips (within the same wafer/batch). Vref is 920mV, which
is the same as in the simulations. To calculate how much charge is delivered, a 8.2⌦ resistor
(R0) is connected in series between Vstim and the chip. A diﬀerential probe (Lecroy AP034)
is used so as to minimise the oﬀset between the two channels of the oscilloscope (LeCroy
WaveSurfer 434). This configuration is aimed to minimise the parasitic capacitance on the
EEI model. Additional parasitic capacitance of printed circuit board (PCB) tracks have
been removed by soldering the EEI model directly onto the pins of the chip. The remaining
dominating parasitics are from the electrode (Fig. 3.6(e)) and chip package (around 1 pF).
However, these do not aﬀect the measurement of charge as they are not directly connected
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Figure 3.7.: Geometry of the cuﬀ electrode used. Made by IMTEK, University of Freiburg. The surface is coated
with platinum black. Reproduced from the IMTEK catalogue.
to Cunit. Therefore, the charge can be obtained by integrating the voltage across R0 over
time and divide by 8.2⌦. To monitor the stimulation current more clearly, the probes are
placed across the resistor (10 k⌦) in the EEI model as shown in Fig. 3.6(b) to provide an
increased signal-to-noise ratio. However, this introduces the capacitance of the probes to
the stimulation path. Therefore, this configuration is not used to measure the charge.
In saline tank tests, two end-exposed platinum wire electrodes are used. The working
electrode has a diameter of 200µm while the counter electrode has a diameter of 1mm.
Fig. 3.6(c) shows the configuration for saline tank test. The tank is shielded from interfer-
ences. Other setups are the same as the measurement using lumped elements, except Vstim
is 1V as the impedance of the electrodes is lower than the RC model.
The ex-vivo experiment was conducted using Xenopus sciatic nerve within 6 hours of its
extraction. The setup is shown in Fig. 3.6(d). The stimulation and recording electrodes
are both cuﬀ electrode (1mm diameter) provided by IMTEK, University of Freiburg1 as
shown in Fig. 3.7. The eﬀective cathode area is 0.01 cm2 considering a surface factor of
2.53 for platinum black coating [10]. The extracted nerve was bathed in normal ringer
solution within a tank which is enclosed by a Faraday cage which is connected to ground.
The recording amplifier has been realised using oﬀ-the-shelf components and configured to
have a total gain of 2000 with output bandwidth from 500 to 2000Hz. It also provides an
unfiltered output to confirm the genuine nerve response. As a reference point, a standard
current stimulator with an amplitude of 500µA is used.
3.2.5. Eﬀects of electromagnetic interference, noise and drift
Other factors such as electromagnetic interference (EMI)/drift/noise will also aﬀect the
charge measurement. The EMI may cause a sudden voltage change on the electrode which
1http://www.imtek.de/en
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Figure 3.8.: Simulation results show the overshoot of the voltage on the measuring capacitor due to control loop delay
and oﬀset of the comparator. The dashed line is Vref while the circled part shows extra charge injected
at the end of the stimulation phase.
provides an extra path for the charge. Depending on whether the magnitude of the voltage
interference is higher or lower than the solution voltage, the comparator will either flip more
frequently or less frequently. This means the charge is not accurately measured. Therefore,
in the tests presented in Section 3.2.4, the tank has been shielded to minimise external
EMI. However, internal EMI caused by the switching activities (e.g. SW6 in Fig. 3.2) are
not shielded. Although their amplitudes are limited by the power supply, they are expected
to inject error during charge measurement. However, this eﬀect is hard to quantify without
modelling the whole chip using electromagnetic wave analysis software.
Unlike in neural recording, noise is not a concern for electric neural stimulation (ENS). But
this will aﬀect the resolution of charge measurement because the input of the comparator is
connected to the electrode. According to [11], the noise power spectra density at 10 kHz is
⇠ 15 nVRMS/
p
Hz for a platinum wire with an exposed area of ⇡⇥382 µm2. This can be used
as a worst case estimation for the noise floor of the current system because the cathode area
of the cuﬀ electrode used is 10000µm2 which means a lower noise floor [12]. Thus, the worst
case noise for an operational bandwidth from 0 to 10MHz is about 47µVRMS, corresponding
to 0.47 fC RMS error with each 10 pC charge packet delivered which is negligible.
The drift of the electrode with respect to ground of the circuit can cause similar problems
as the sudden interference. However, drift occurs at a larger time scale (seconds) than each
stimulation (milliseconds), therefore the electrode potentials are reset to the circuit ground
during each shorting phase.
3.3. Testing Results and Discussion
In this section, the results are provided along with discussion. Error analysis is presented
for charge measurement. Limitations on temporal control and power eﬃciency are also
discussed.
3.3.1. Charge metering & balancing
Simulation
The delivered and residual charge are calculated by integrating the stimulation current.
Simulation results are shown in Table 2. For 10 nC target charge, which is the hard-wired
setting for the fabricated chip, the delivered and residual charge is calculated to be 10.04 nC
and -70.33 pC respectively. Note the diﬀerence in charge delivery increases with the target
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fixed part of QUnit Charge
QUnit Charge, target
Figure 3.9.: Charging error showing the unit charge is comprised of two components. The variable portion is decreas-
ing due to the reason stated in Section 3.3.1.
charge quantities but reduces for the 10 nC run. This is caused by both the control loop
delay and the charge accumulated on Cdl in the EEI model as explained below.
Note that the results are simulation results obtained and presented with a resolution of
10 pC for charge delivery and 10 fC for residual charge. However, these are not necessarily
the measurement accuracy as it is hard to make such accurate measurements within an
environment full of noise and EMI. These resolutions are chosen to show what the capability
of the circuits in an ideal environment. However, note that such 10 pC resolution may be
an overkill for the requirements of neuroscientists. But this could provide neuroscientists
tools to explore new fields with high accuracy stimulation charge control.
Because the digital circuits are clocked by the comparator output (comparison of the
VCunit and Vref), it is essentially an asynchronous circuit and is therefore sensitive to timing.
During the time from VCunit = Vref to the time the current path is steered away, extra charge
is injected, as shown in Fig. 3.8. This also happens at the end of each phase (the circled
portion in Fig. 3.8). This delay is caused by the oﬀset of the comparator and the inherent
delay in the system and introduces two errors.
The first is the diﬀerence between the target and actual quantities of charge delivered.
In detail, without considering the error injected by EMI, unit charge comprises a fixed part
set by Vref and a variable part set by the control loop delay ( t) and stimulation current
(Istim) as well as the system oﬀset (Fig. 3.9). The fixed part is given by
QUnit Charge,fixed = Vref ⇥ Cunit (3.3)
while the variable part is given by
QUnit Charge,variable = (Istim ⇥ t) + (Vo↵set ⇥ Cunit) (3.4)
Here, t and Vo↵set are only aﬀected by the temperature of the system and process variation.
They can be treated as fixed during the stimulation period (on a scale of 100 of µs. However,
Istim = (Vstim  VCe)/|ZEEI| (3.5)
where VCe is the voltage on Cdl and |ZEEI| is the time varying EEI impedance that is
assumed to be constant within one stimulation cycle. Therefore, with VCe increasing as the
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Figure 3.10.: Monte-Carlo analysis for: (a) charge delivered, and (b) residual charge
stimulation carries on and Vstim fixed, QUnit Charge decreases as shown in Fig. 3.9. Also note
that here, an error   is defined:
  = QUnit Charge  QUnit Charge, target (3.6)
where, QUnit Charge, target = 10pC as designed. The accumulation of   introduces the charge
delivery diﬀerence.
The second error is in the residual charge. This is a result of charge delivery diﬀerence
between the stimulation and recycling phases. As identified in the above, the charge delivery
diﬀerence depends on the initial value of VCe . Since the initial values are diﬀerent for the
stimulation and recycle phases, the charge is not perfectly recycled.
For a positive   at the beginning of stimulation and a negative   at the end, the charge
delivery diﬀerence will first increase and then decrease as observed in the simulation (delivery
diﬀerence in Table 2).
To reduce the errors, the ideal solution is to design an adaptive system that can com-
pensate any control loop delay rising from either tissue impedance changes or VCe changes.
Such a system would give a   close to (but not equal to) zero. The predictive comparator [13]
may be used for such a task. A simpler solution is to calibrate Vref before stimulation.
A Monte-Carlo simulation was done for 10 nC target charge. The results for delivered
and residual charge are shown Fig. 3.10. Although this shows a small variation, in practice,
it is not the case as will be shown.
Lumped element RC model test
The results are post processed to removed the direct current (DC) oﬀset from the probe
and shown in Fig. 3.11. The average charge delivered for the whole test is 10.96 nC which
is higher than the simulation, which is the result of three factors.
Firstly, the absolute value of Cunit has a 10% error according to the manufacturer spec-
ification. Secondly, parasitic capacitance are added by the electrostatic discharge (ESD)
protection and chip package. Thirdly, the overshoot error   is diﬀerent from the simulation.
The first two factors are process limitation while the third one can be tuned as the value
of the RC EEI model is externally controlled. Considering only the first two factors, the
actual Cunit is between 10.06 pF and 12.45 pF with a typical value of 11.3 pF based the
layout dimensions and measured package pin capacitance. This means an error of ±10%.
Therefore, any result between 10.06 pF and 12.45 pF is valid. Since this error is process
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Figure 3.11.: Measured results of 7 chips with RC EEI model and Vref = 920mV, VStimulation = 1.8V for (a) the
charge delivered; (b) the residue charge after active charge recycle. 100 measurements have been taken
for each chip. The target charge is 10 nC. The box shows the interquartile range; with whiskers showing
the minimum and maximum; and centre line showing the medium and central square is the average.
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limited, it cannot be improved unless the capacitor can be built more accurately on chip or
  is tuned to compensate after fabrication. The latter one can be done by changing Vref or
Vstim. If assuming the mean charge delivered is tuned to 10 nC, the maximum measured
spread of the charge delivered is 328.6 pC, corresponding to a delivery error of 3% which
cannot be further reduced after fabrication.
The measured residue charge shows a mean value below 100 pC but a larger spread
than the simulation. For 1ms stimulation period, this translates to a mean DC error of
52.54 nA and maximum 290 nA using only active charge recycling. This is not safe for neural
stimulation without further passive shorting phase. However, the result is comparable to the
published active recycling systems without including their passive shorting phase as shown
in Table 3.3. To reduce the DC error, the electrodes need to be shorted. The required
shorting time depends on the impedance of the EEI. In this test, the time constant is
⌧short = 10 k⌦⇥100 nF=1ms. The shorting time required in this test for reaching a DC
error of 25 nA is 0.77 ⌧short (maximum 4.27 ⌧short for a maximum 290 nA DC error).
Saline tank test
The results for the saline tank test is shown in Fig. 3.12. For charge delivery, the mean
value is lower than the results using RC EEI model because Vstim is 1V rather than 1.8V.
But, it presents a similar charge delivery error of 3.4% to that of using RC EEI model. The
residue charge also gives similar results which has a mean DC current error of 77.19 nA and
maximum 311 nA. This corresponds to a required shorting phase of 1.14 ⌧short (maximum
4.58 ⌧short) after active charge recycling.
Using the configuration in Fig. 3.6(b), the stimulation current is measured as shown in
Fig. 3.13(d). Note that the envelope of the current seems to be constant. However, this
“constant” envelope is made of very small ripples (Fig. 3.13(e)) that resemble the current
waveform of constant voltage stimulations. The ripples are caused by switching between
the two stimulation paths. A similar current profile can be found in [8].
Nevertheless, the neuron can still be stimulated as confirmed by both computer simulation
using NEURONr [14] and ex-vivo setup shown later. NEURONr is a simulation environ-
ment for modelling individual neurons and networks of neurons. The simulated stimulation
current is imported into the software and is modelled as a point source at 0.1 cm from fibre
with no electrode model used. Fibre model consists only of Na+, K+ and leak currents
with Hodgkin-Huxley (HH) model and axonal diameter = 36 um. Firstly, an ideal current
stimulation is used to identify the model’s threshold. Then a DC oﬀset is added to the
recorded stimulation current to find out whether the neuron’s behaviour is aﬀected by the
ripple.
The results shown in Fig. 3.14 demonstrates that the ripple caused by the testing system
do not aﬀect the behaviour of the fibre model. For ideal current monopolar stimulus,
the fibre has a threshold around 1.4mA. Fig. 3.14(c) shows a constant current stimulus of
1.35mA is not able to initiate an AP, but 1.4mA can (Fig. 3.14(f)). The same property
reserves while the simulated current stimulus is raised to these values (Fig. 3.14(a) and
Fig. 3.14(d)). The reason is that the ripple has a much smaller time constant (90 ns) than
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Figure 3.12.: Measured results of 7 chips in the saline tank with platinum electrodes with Vref =
920mV, VStimulation = 1V for (a) the charge delivered; (b) the residue charge after active recycle.
100 measurements have been taken for each chip. The target charge is 10 nC. The box shows the in-
terquartile range; with whiskers shows the minimum and maximum; and centre line showing the median
and central square is the average.
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that required for sodium channel activation (100-200µs) [15].
3.3.2. Ex-vivo test
The aim of the ex-vivo test is to demonstrate that the nerve can be successfully stimulated
as predicted. A comparison between this work and a direct current stimulator with 500µA
amplitude, 500µs pulse width and zero inter-phasic delay is shown in Fig. 3.15. The stim-
ulator (based on Keithley 6221 AC and DC Current Source) and the response recording
system (see appendix A.1) is designed and tested by Dr Amir Eftekhar in the group. The
charge injected by the current stimulation is 250 nC giving a charge density of 9.88µC/cm2.
The proposed system delivers 10 nC charge resulting in a charge density of 0.4µC. Note
that the two stimulation charge quantities diﬀer by 25 times, however their charge densities
are in the range for recruiting mainly the fast nerve fibres, A↵ and A , according to the
experiments by [16]. The focus of this experiment is to verify the proposed stimulator can
stimulate a nerve. More work needs to be done to see if there is a diﬀerence in stimulus
threshold in comparison to the traditional current stimulation.
The conduction velocity of A↵ and A  (large nerve fibre as identified in the experiment)
is between 14⇠38m/s [17]. Therefore, for 5 cm distance, the compound action potential
composed of potentials from A↵ and A  should be observed within 1.32⇠3.57ms after
stimulation. Fig. 3.15 confirms that both the current stimulator and the proposed stimulator
recruit A↵ and A  fibres. The large stimulation artefact here is a result of direct voltage
stimulation. Therefore, the system is able to induce action potentials as predicted by the
NEURONr package.
3.3.3. Temporal control
Temporal control of the stimulus is an important aspect of ENS as it aﬀects the neural
stimulation eﬃcacy [18, 19]. In the presented system, the ability of temporal control is
limited and empirical as the user has to change the stimulation voltage and check if the
stimulation time meets the requirement. For example, in the saline tank test (Section 3.3.1),
Vstim = 1V is used to prolong the stimulation time.
The temporal resolution can be described as
Temporal Resoltuion =
Vref ⇥ Cunit ⇥ Z(t)
Vstim
(3.7)
where Z(t) is the time-varying impedance of the EEI interface. As a result, the tem-
poral resolution improves with smaller Vref , Cunit and Z(t). However, Vref and Cunit are
limited by the common mode voltage of the comparator and process variation respectively
(Section 3.2.3). Z(t) complicates the equation by making it time dependant. Therefore,
to make the temporal resolution more controllable, the charge can be set to be delivered
discretely within a predefined period larger than is required. In this way, the temporal reso-
lution becomes time-independent. Nevertheless, the present system can deliver asymmetric
waveform by setting diﬀerent stimulation voltage for charge/discharge phase.
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Figure 3.15.: Comparsion of response between this work withVstim=1.8V and a conventional direct current stimulator
using 500µA with 500µs pulse-width and zero inter-phasic delay.
3.3.4. Power eﬀiciency
As introduced in Section 2.3.3, power consumption of a stimulator can be split into three
portions and the Eq. 2.3 is reproduced here for convenience
⌘ = PEEI ÷ (PQ + PD) (3.8)
Where PQ is the power measured from the system power supply which is 45µW (averaged
over the stimulation cycle, 220.5µs). Note that PD is calculated by averaging the integrated
product of the current across the EEI model and the maximum voltage level recorded at the
stimulation terminal over one stimulation cycle (the voltage across the EEI and Cunit but
not SW1 in Fig. 3.1 ). The result is 177.5µW. Similarly, PEEI is calculated by averaging the
integrated product of the voltage and current across the EEI model over one stimulation
cycle. The result is 94.23µW. Therefore the power eﬀiciency (⌘) is 42.35% when delivering a
10 nC biphasic pulse. (If PD includes the power consumed on the switches in the stimulation
path. The result is 36.4%.) This is the result of connecting a capacitor in the stimulation
path for charge-metering. The voltage drop across this measuring capacitor cannot be
avoided thus reducing the power eﬀiciency.
For traditional current stimulators, the power eﬃciency is closely related to the stimula-
tion current used. The voltage drop across the current sinking/sourcing transistor reduces
with increased stimulation current when EEI impedance does not change. Therefore, the
power eﬃciency increases. For example, with 1V across the transistor using a 10V stim-
ulation power supply, the eﬃciency is 90%. However, if it is 7V across the transistor, the
eﬃciency is 30%. In comparison, the stimulator presented here has a fixed voltage drop
which does not scale with the stimulation current. Also, the higher the stimulation voltage,
the higher the eﬃciency. For a 10V supply, ⇠ 90% eﬃciency can also be achieved.
However, compared to the other voltage stimulation system with charge metering capabil-
ity, this 1V voltage drop across the measuring capacitor is large. For example, the method
proposed in [20, 21] only requires 200mV drop across their measuring resistor. Therefore,
the overall eﬃciency is ⇠ 95% for a 10 k⌦ EEI impedance.
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Table 3.3.: Performance comparison with existing work assuming 1ms stimulation period.
This worka [22] [23] [21]b
DC current error (nA) 77.19 (Max 311) 120 Not state, / Cdl 160
Stimulation mode Voltage Current Current Voltage
Full-scale Stimulus - 10mA 1mA -
Charge Delivery Error 5.2% - - 0.5%
Voltage Rails (V) 1.8 +6, -9 3.3, 22.5 1.8/3.3
Power 45µW 47µW 198µW 50µW
Technology 0.18µm 0.7µmHV 0.35µmHV 0.18µm
Areac 0.037mm2 1.44mm2 0.15mm2 -
aSaline tank test
bSimulated value
cCore area of single channel only
3.3.5. Procedure of calibration
In order to use this system in practice, the reference voltage (Vref) must be calibrated first
following the procedure below:
1. Measure the EEI impedance and build a lumped element RC model to represent it.
2. Connect the stimulator as shown in Fig. 3.6 and set the target charge quantity.
3. Set Vref to 900mV and capture one cycle of stimulation current using an oscilloscope.
4. Adjust the Vstim to achieve required stimulation period. (The higher Vstim, the shorter
the stimulation period.)
5. Run several stimulations and adjust Vref such that the total charge quantity calculated
by integrating the stimulation current equals the required value.
In some cases, after calibrating Vref , Vstim needs to be re-adjusted slightly to meet the
requirement on the stimulation period. Also note that if the EEI impedance is so low
that Vstim has to be very close to Vref , a small resistor must be connected in series in the
stimulation path to prolong the stimulation period. Otherwise, the stimulation eﬃciency is
too low and operating frequency of the comparator is too high for proper operation. Also,
Vref cannot be too low as it sets the operating point of the comparators.
3.4. Conclusion and Future Work
This chapter has presented a novel method for charge-balanced VMS using charge-metering
with the first reported experimental results. The system architecture and circuit implemen-
tation have been presented with the key design considerations. The concept and system
viability have been demonstrated through measured experimental results using the discrete
RC EEI model and platinum electrodes within normal ringer solution as well as ex-vivo.
The results show a max charge delivery error of 5.2% (on chip 3) with a typical DC cur-
rent error of 77.19 nA for 1ms stimulation period. The total power consumption is 45µW
with an eﬃciency around 36.4% with a stimulation power supply of 1.8V. The core area is
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110µm⇥ 339µm in a 0.18µm CMOS technology. The circuit performance is compared to
the state-of-the-art charge balancing and charge metering systems in Table. 3.3.
Although the basic principle has been demonstrated, there are several limitations that
need to be highlighted and require future work. As pointed out in the discussion (Sec-
tion 3.3), the temporal controllability is limited. Users have to set the stimulation speed by
tuning the stimulation voltage (Vstim) by trial and error in practice. In addition, because
the voltage current across the capacitor used for charge metering is approximately 1V, the
power eﬃciency is limited even when the stimulation voltage is only slightly higher than
1V (e.g. 1.8V). Moreover, as one panel of the measuring capacitors (Cunit) is connected to
a pad, the charge measurement is aﬀected by any charge discharged from the environment,
for example from EMI. In the end, the calibration is based on trial and error thus needs
manual tuning and the tuning range of Vstim and Vref are limited by the system speed and
operating point of the comparators respectively.
These limitations point out the directions for future work. One is to reduce the process
limited error by introducing on-chip calibration. This will also eliminate the requirement
of manual calibration before use. Another direction for improvement would be to reduce
the static power consumption (currently is about 60% of the total power consumption). In
addition, it is also useful to extend the common mode input range of the comparator so as
to extend the tuning range of Vref .
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4. Multichannel Programmable Electrical
Neural Stimulation Platform
4.1. Introduction
As mentioned previously, a key requirement for a next generation electric neural stimulation
(ENS) system is a multichannel operation. This will provide simultaneous access to multi-
neurons, thus enabling coordinate stimulation of neurons. This type of stimulation is core to
the complex study of neuron behaviour. Such systems need to also be programmable to allow
researchers to investigate how these neurons respond to diﬀerent stimulation parameters.
Fig. 4.1 shows the idea of the proposed system. The stimulator integrated circuits (ICs)
are connected in series on a printed circuit board (PCB) under the commands of a field-
programmable gate array (FPGA) or microprocessor which receives commands from the
computer via USB connection. The required low voltage and high voltage power supplies
are also provided via USB by a discrete DC-DC converter. Each stimulation channel can
be individually configured and controlled. Therefore, it can support mono-, bi- or multi-
polar stimulation. Inside each channel, it could be configured to three diﬀerent stimulation
modalities: current mode stimulation (CMS), voltage mode stimulation (VMS) and charge
mode stimulation (QMS). The stimulation waveform and the target quantity of charge
delivery can be user programmed.
1 2 X
Serial Interface
1 2 X
Serial Interface FPGA/
uProcessor
1 M
Flexible
ribbon
cable
Multi-Electrode
Array (MEA)
Addr, Data BusLV & HV power supply 
USB type-A
Connector
FSM BufDAC
Single stimulation channel (simplified) 
Commands
Charge-Stim
USB Power + Data
Y-MEAs
To Computer->
I*  = Scaled current mirrors for current mode stimulation
V* = Tranimpedance amplifier for voltage mode stimulation
X-channels
per MEA
DC-DC Converter
Memory I*
V* ElectrodeMUX
PCB
Stimulator IC
Figure 4.1.: Concept of envisaged multichannel stimulation system
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4.2. System Architecture
Based on the conceptual system, the detail block diagram of the implemented system is
shown in Fig. 4.2. This system comprises 8 stimulation channels and distribution systems for
analogue biasing, clock, data and command. The system operates on two pairs of balanced
(split) voltage supplies: ±1.65V for low voltage circuits (both analogue and digital), and
±10V for current and voltage mode stimulation. The Hamming(27,21) encoded data is
input via the serial port and used for control and programming. All inputs are synchronised
via a 1MHz external clock.
Each stimulation channel has a local finite state machine (FSM) so that it can be inde-
pendently addressed and controlled. The FSM has access to in-channel 16⇥16 bits static
random-access memory (RAM) which stores the waveform for voltage and/or current stim-
ulation. The control parameters for the charge stimulation and other settings, however, are
stored within the FSM. The FSM controls a 5-bit current steering binary weighted digital-to-
analogue converter (DAC) that plays back the stored waveform and supplies the threshold
voltage (Vth) for charge stimulation. A current buﬀer and voltage buﬀer are implemented
to provide voltage compliance in current mode and current driving ability in voltage mode
respectively. A water window comparator is also included to detect the charge imbalance
after long-term stimulation to ensure safety. Depending on the configuration of stimulation:
monopolar, bipolar or multipolar, the input of comparator is adjusted accordingly.
4.3. Implementation
4.3.1. Voltage and current stimulation
The main components for the voltage- and current-mode stimulation are a DAC, a current
and a voltage buﬀer. Designs are detailed below.
Digital-to-analogue converter
A DAC is used to generate the stimulation waveform with specifications derived from the
stimulation requirements. For intraspinal microstimulation (ISMS), there is no need for
mA current ranges. Based on previously reported systems for spinal cord stimulation (see
Chapter 2), the range has been set to  511µA to 512µA. The resolution of the DAC is
5-bit. Another 2 bits are used to select between 4 diﬀerent current output ranges:  63µA
to 64µA,  127µA to 128µA,  255µA to 256µA,  511µA to 512µA. Another 1 bit is used
to set the output polarity. The temporal resolution of the DAC is designed to be 1µs but
can be changed by adjusting the clock frequency.
A current steering DAC (schematic shown in Fig. 4.3.) is chosen so that it can be easily
buﬀered as a current output. This uses a binary-weighted structure (instead of unary
coding) for less area, power and complexity. However, this must be designed carefully
to ensure monotonicity and reduce glitches and nonlinearity. All unused terminals at the
output are connected to either VSS or GND.
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Vss
Vss
6.4 uA 400 nA 800 nA 1.6 uA 3.2 uA 6.4 uA
iBias
I_Out
I_Dump
Vss
GND
GND
Vss
Out_CM_Stim
Out_VM_Stim
Out_ChgM_Stim
Dump_CM_Stim
Distribution
x16 x2 x4 x8 x16
1/4 1/4 1/4 1/4 1/4
4/4 4/4 4/4 4/4 4/4
Figure 4.3.: Schematic for 5-bit binary-weighted current steering DAC
All the switches are designed to minimise the voltage drop while the charge injection
is mediated by using dummy metal-oxide-semiconductor capacitors (MOSCAPs) (i.e. half
sizes transistors) at the drain and source controlled by complimentary clock phases (Fig. 4.4).
0.8u/0.35u0.4u/0.35u 0.4u/0.35u
T2T1
Control
Figure 4.4.: Schematic for switch used in DAC. Two of this make a single-pole-double-throw switch.
Current buﬀer
A current buﬀer is used to increase the output current level while increasing the voltage
compliance to ±10V. This has a 2-bit control, ranging from 10x to 40x scaling. In the
schematic shown in Fig. 4.5, the high voltage transistors used at the input and biasing are
placed to protect the low voltage transistors from the DAC. The cascoded transistors at the
output are to ensure high output voltage swing. To ensure better current mirror matching,
each mirror branch is cascoded, in addition to careful selection of device sizing to provide
similar VDS on the low voltage mirrors.
In order for smooth transition between current levels when the scaling is not changing,
any current dumped from the DAC should be ideally interfaced to the same impedance as
the output branch. This is achieved by the input cascoding protection high voltage (HV)
transistor and the diode connected transistor.
Transimpedance amplifier
This converts the output current from the DAC using a polysilicon resistor in the feedback
loop. The schematic is shown in Fig. 4.6. The output can source/sink 0.5mA with a
static power consumption of 613µW (6.13% the peak output). Most of the static power is
consumed on the branches using a 20V power supply (539.4µW).
The design of the transimpedance amplifier is adapted from low-voltage super class AB
CMOS OTA cells [1]. However, changes have been made such that it can accept a low
voltage input signal and convert to a high output voltage domain.
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10u/10u 10u/10u
GND
20k 20k
10u/1u 10u/1u
Note: unannotated transistors has a size of 5u/1.8u
Figure 4.5.: Current buﬀer with scaling output for stimulation.
The input terminals are thin oxide 20V drain voltage devices adaptively biased by flipped
voltage follower in the low voltage domain. The resistor at the bottom provides the dynamic
gain during amplification. Note that the sizes of the transistors on the two high voltage
branches are diﬀerent such that the static current through the non-output branch is limited
to around 100 nA. Such configurations, however, increase the system mismatch at the drain
of the two NMOS middle oxide transistors.
4.3.2. Charge stimulation
In charge-mode stimulation, the design from Chapter 3 has been modified so as to support
multichannel stimulation. As shown in Fig 4.7, the charge metering is now performed from
the stimulating side other than the receiving side. Switches S1 – S4 are controlled by the
stimulation FSM based on the results of Comp_C1 and Comp_C2. They operate in a
complementary fashion. Switch S0 determines the polarity of the charge stimulation. S5
and S6 are used for calibrating the comparison threshold. Because C1 and C2 are interlaced
in layout, only C1 is used during calibration, so that S6 actually shorts C2, and Comp_C2
is not valid.
A similar type of stimulation is switched capacitor (SC) stimulation, but there is a major
diﬀerence. In SC stimulation, the total charge is set using a discrete capacitor and an one-oﬀ
charging voltage, with the charge transfer being incomplete. Here, the capacitor is charged
repetitively and the charge-transfer is divided into packets.
Here, the output of the DAC is converted to voltage via resistors and a current mirror to
provide comparison threshold voltages for positive and negative charge stimulation. Fig. 4.8
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VN VP
iBias_5uA
VSSA
VDDA
VDD
GND
200u/0.7u2u/1u10u/10u 1u/1u
40u/1u 40u/1u
20k 20k
10u/10u 200u/1.1u
1u/1u 1u/1u
40u/1u 40u/1u
10u/4u 10u/4u 10u/4u
Output
VP
806.452k 100f
Figure 4.6.: Class AB voltage buﬀer.
shows the circuit schematic. T1 and T2 are selected when the voltage is recycled from the
tissue (unit capacitors, C1 and C2, are positively charged) and delivered (unit capacitors
are negatively charged) to the tissue respectively. This tunable threshold voltage is essential
for calibration so that the overshooting due to the control loop delay can be mitigated.
Pos_Stim_Voltage Neg_Stim_Voltage
Sample Out Output
10p 10p
S0
T1 T2
S1 S2
S3 S4S5 S6
S7
S8
T1
T2
T1
T2
C1 C2
Comp_C2
Comp_C1
Vth
Figure 4.7.: Charge delivery using the same idea developed of charge-metering
All the three outputs from current, voltage and charge modules are multiplexed to the
output as shown in Fig. 4.2.
4.3.3. Calibration
The aim of calibration is to compensate the over-delivered charge due to the control loop
delay as described in Section 3.2.3. Calibration is achieved by sweeping the comparison
threshold Vth in Fig. 4.7 and sampling the voltage on C1 via S5 at the moment of switching
from unit capacitor discharging to charging. C2 on the other hand is always shorted by
S6. In order to avoid using an additional ADC solely for calibration, six comparators have
been used to inform the FSM the position of the sampled threshold voltage. The schematic
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VDD
DAC IN
GND
32u/4u
32u/4u
32u/4u
32u/4u
150k
150k
Vth
T1 T2
T1
T2
Figure 4.8.: Schematic for circuitry used for generating comparison threshold for charge mode stimulation (T1 are
selected when generating threshold for negative phase; T2 for positive phase)
1.805 V
1.8 V
1.795 V
1.505 V
1.5 V
1.495 V
1.65 V
101011
111011
001011
110011
110111
110101
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}
}
}
}
}
}
}
Vth_sample
1.805 V
1.8 V
1.795 V
1.505 V
1.5 V
1.495 V
Cal_data[5]
Cal_data[4]
Cal_data[3]
Cal_data[2]
Cal_data[1]
Cal_data[0]
(a) (b)
Cal_data[5:0]+
-
+
+
-
-
Figure 4.9.: (a) Schematic of the calibration circuit. (b) Calibration data output and its corresponding sampled
threshold voltage.
Sample
Vth
increases
Set
Initial Vth
Save
Vth
Vth
decreases
Pos: 1.795V<Vth<1.8V
Neg:1.5V<Vth<1.505V
Pos:1.8V<Vth<1.805V
Neg:1.495V<Vth<1.5V
Pos: 1.505V<Vth<1.795V
Neg:1.505V<Vth<1.795V
End
Calibration
Figure 4.10.: Flowchart of calibration. Cal_data[5:0] is shown as the transition condition. “Pos” means calibration
for positive phase; “Neg” means calibration for negative phase.
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is shown in Fig. 4.9. The default calibration process targets 1.5V drop across the unit
capacitors, but it can be overwritten using externally provided calibration voltages.
The decision process is shown in Fig. 4.10. For example, the default process is as follows:
the initial threshold voltage is set up via a setup command and will be close to the charge
delivery voltage – 0V for negative phase, 3.3V for positive phase. Then the real Vth at
the moment of switching is sampled by the comparators. Then 3 diﬀerent situations will
happen.
1. 1.8V < Vth < 1.805V for positive phase, 1.495V < Vth < 1.5V for negative phase.
The sampled Vth is closer to the ideal range (see 2nd situation below) and keeps
increasing Vth.
2. 1.795V < Vth < 1.8V for positive phase, 1.5V < Vth < 1.505V for negative phase.
The sampled Vth is in the ideal range so that the calibration ends and the value of
Vth is saved.
3. 1.505V < Vth < 1.795V for either positive or negative phase.
The sampled Vth is outside the ideal range so that Vth is decreased by one step to
put it back to the situation close to the ideal range (1st situation).
Note that the initial Vth cannot be too large, otherwise the sampled Vth will be in the
range of 1.505V–1.795V. This will cause the FSM to issue a calibration error.
4.3.4. Charge imbalance monitor
This is used to compare the residue voltage across the stimulation and returning electrode
within a predefined water window, which is  0.6V to 0.8V after each stimulation cycle.
In monopolar stimulation, the returning electrode is the reference electrode. The mid-rail
voltage (GND) is always connected to the reference electrode in this case so that stimulation
can happen within the correct range. In multipolar stimulation, the working electrode for
comparison is the reference electrode while the returning electrode is actually the potential
at half of the battery. This is because in multipolar stimulation, the working electrodes are
shorting to one another in addition to the reference electrode. Therefore, if there is any
imbalance after shorting, the reference electrode, which is at the same potential as the fluid
would drift away from the mid-point of the battery where it was initially. Once the drifting
exceeds the water window, the stimulation is stopped.
4.3.5. Digital control logic
All the digital control logic is implemented using Verilog (full code and state flow chart in
appendix.A.2). On the top level, the incoming data stream is first verified and decoded.
Then the data are parallelly loaded onto the address and data bus which the local FSM
inside each channel continuously monitors.
The local FSM consists of two parts: the first part is in charge of monitoring the bus
and configuring each channel. Once the configuration is done and the stimulation start
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command is received, a dedicated module for stimulation will take control and it can only
be interrupted during the shorting phase. Also this makes the code more hierarchical.
General Data Format:
20 15 10 05
Address / Command Data / Flags
Cmd/Data
Identifier
20 15 10 05
1
Command Channel Flag Bits
(16-bit, allows maximum charge-mode stimulation of 64nC at a resolution of 10pC)
20 15 10 05
0
Address
Address
Address
Address
Data
TYPE 2. Data:
TYPE 1. Commands:
( 0 - inactive, 1-active )
20 15 10 05
0
20 15 10 05
0
Total Repetition Number
(All 1 for infinite loop, 0 for 1 cycle)
Targe Charge Quantity
20 15 10 05
0
Amplitude Duration (duration=number+1)
Timing Setup:
Charge mode:
Voltage/Current mode:
General:
Polarity Scale
Short Duration
IPD Duration
NIU
20 15 10 05
0Calibration:
NIUPositive Threshold Negative Threshold
Figure 4.11.: Data format of the 21-bit input serial data. Type 1 is for commands and type 2 is for data.
The formats of input data are listed in Fig. 4.11. The input data frame is 21-bit long
and sorted into two types indicated by the most significant bit (MSB). The first type is
commands where the MSB is ‘1’. The next 4-bit is a command identifier with the following
16-bit flags indicating which channel should accept this command. The available commands
are shown in Table. 4.1.
Depending on the commands received, the selected channel will receive further setup for
the chosen stimulation type. The local FSM will monitor the address field (bit 19 to 16)
of TYPE 2 input and looking for a match. In current/voltage stimulation, the amplitude
of each 16 stored data point is set first. Then the timing information is set including total
repetition number and the duration of the shorting phase. The interphasic delay (IPD) is
achieved by user-customised programming. For charge mode stimulation, the target charge
quantity and duration of the IPD is set within one command. The timing setup command
is the same as for the current/voltage stimulation mode. For calibration, it is channel
independent and sets the initial positive and negative comparison threshold.
4.3.6. Top level support circuitry
The functions of the top level supporting circuitry are to distribute bias currents and volt-
ages as well as multiplexing the error outputs from each channel. The bias currents are
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Table 4.1.: Command list for controlling each channel
bit 19-16 commands
0 0 0 0 IDLE
0 0 0 1 Not in use
0 0 1 0 Not in use
0 0 1 1 Not in use
0 1 0 0 Not in use
0 1 0 1 Current stimulation with active charge recycling
0 1 1 0 Voltage stimulation with active charge recycling
0 1 1 1 Charge stimulation with active charge recycling
1 0 0 0 Calibration
1 0 0 1 Current stimulation with passive charge recycling
1 0 1 0 Voltage stimulation with passive charge recycling
1 0 1 1 Charge stimulation with passive charge recycling
1 1 0 0 Start stimulation
1 1 0 1 Stop stimulation
1 1 1 0 Low impedance
1 1 1 1 Reset
distributed to each channel using cascode current mirrors. The bias voltages can be gener-
ated internally using resistor chains or provided externally. These are mainly used for the
comparators during charge mode stimulation, calibration and charge imbalance monitor-
ing. The inputs of error multiplexing module from each channel are error flags indicating
malfunction during channel setup, stimulation or calibration. To reduce the pin count, only
one pin is used for error indication with 3 pins for channel selection and 2 pins for error
type selection.
4.4. Test Results and Discussion
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Figure 4.12.: Micro-photograph of the stimulator fabricated using 0.35µm HV CMOS process
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The application-specific integrated circuit (ASIC) is fabricated using AMS 0.35µm HV
process (Fig. 4.12) including 8 channels. The total area is 3.2mm⇥3.4mm1. It is the
first and only tapeout of the system which contains several bugs as highlighted in red in
Fig. 4.2. These bugs aﬀect the testability of the system although some of them can be fixed
temporally. Below is a list with the temporary fixing methods:
1. The hamming code decoder has one bit mistakenly flipped in the code during decoding.
This is temporally fixed by manually injecting an error bit so that the hamming code
will do auto correction and output the correct information.
2. Serial in parallel output (SIPO) holds its output value whilst reading the serial input,
rather than giving an idle pattern, which causes FSM to be programmed wrongly.
This is also temporally fixed by changing the communication protocol between the
FPGA and the chip.
3. The last data point of the programmed waveform that is stored on-chip cannot be
programmed because the FSM directly proceed to timing setup after programming
the last second data point.
4. The waveform generation part of the FSM does not hold the polarity and scale of the
current data point as it does for the amplitude, so that whenever the polarity or scale
need to be changed, the duration of the last data point has to be 1µs.
5. The polarity of one switch controlling the switching between monopolar stimulation
and multipolar stimulation are swapped, causing the mid-rail supply (1.65V) to be
always shorted to the reference electrode during multipolar stimulation. This prevents
the testing of the charge imbalance monitor during multipolar stimulation.
6. The control signal of the switch pair (S1 – S3, S2 – S4 in Fig. 4.7) overlaps as a result
of digital synthesis without timing constraints. Therefore, the stimulation may stop
because of a possible short between the reference electrode and stimulation supply
during the stimulation. It also prevents proper threshold calibration.
The general test setup is shown in Fig. 4.13. Bias currents and power supplies are provided
by Keithley 2602 and Agilent N6705. The chip is configured and controlled via FPGA while
time domain measurement is captured by an oscilloscope. The measurement is automated
using MATLAB. Note that the centre of the supply rails is 1.65V rather than 0V because
the logic level from the FPGA is 0–3.3V.
There are 11 packaged ICs available, that have all been tested to establish the impact of
process variation and thus yield. The tested samples are summarised in Table 4.2
During these tests, the reference electrode is always connected to the mid-rail supply
(1.65V) unless otherwise stated. All channels are programmed at the same time but tested
individually. Idle channels receive all the setup data except for the start stimulation com-
mand.
1The right portion of the design in Fig. 4.12 contains unrelated test circuits.
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Keithley 2602
Agilent N6705
Altera DE2
Lecroy 7300A
Ref E1 E2 E3 E4 E5 E6 E7 E8
DUT
0.35um HV
JLCC-84
11.65V
1.65V
0V
3.3V
10uA
-8.35V
Test Board
Config.
Probes
RS-232
TCP/IP
Figure 4.13.: General setup for testing the multichannel programmable electrical neural stimulation platform
Table 4.2.: Summaries of tests performed on packaged IC samples
Chip number 1 2 3a 4 5 6 7 8 9 10 11
Current stimulation X X X X X X X X
Voltage stimulationb X X X X X X X X X X
Charge stimulation X X X X X X X X
a Chip 3 has been damaged while chips 1 and 2 appear to have problematic current buﬀers. Chips 5 and 11 have
problem when delivering large quantities of charge.
b Because of a design bug in the voltage stimulator, voltage stimulation can only be done in the charge recycling
phase. Therefore, it cannot be tested properly.
4.4.1. Current mode stimulation
The main target of this test is to evaluate performance of the 5-bit current steering DACs.
The output current is measured using a 9089.8⌦2 resistor connected between the output
terminal and the reference electrode terminal which is shorted to 1.65V. The waveform
generated is averaged over 100 trials before being stored and then used to evaluate non-
linearity. The integral nonlinearity (INL) and diﬀerential nonlinearity (DNL) are defined in
Eq. 4.1
DNLi =
Iout,i+1   Iout,i   Iideal,LSB
Iideal,LSB
(4.1)
INL = max
i
Iout,i   Iout,0   Ilinear,i
Iideal,LSB
(4.2)
Ilinear,i = i · Iout,N   Iout,0N (4.3)
where N = 2total number of bits. The full results of DNL is presented in Appendix A.4. To
summarise the findings, all tested channels are monotonic except channel 5 on chip 7 which
shows a DNL of -1.121 LSB during sinking current at MSB of input code switches. The INL
results are shown in Table 4.3 and Table 4.4 and deviation at each input code can be found
in Appendix A.4. Note that the definition of INL represents end-of-point non-linearity that
excludes gain-error and oﬀset-error that can be potentially calibrated if required. It is shown
that channel 5 on chip 7 shows the biggest INL and channel 7 on chip 4 shows the lowest
2Measured with RCL meter, FLUKE PM6303A at room temperature around 23 degree. The last digit is
not accurate as the resistor has a temperature coeﬃcient of ±50 ppm.
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INL.
Table 4.3.: INL of current sourcing across all 4 output ranges
Ch. 1 Ch.2 Ch. 3 Ch. 4 Ch. 5 Ch. 6 Ch. 7 Ch. 8
Chip 4 -0.27 -0.24 -0.57 -0.40 -0.41 0.59 0.18 -0.47
Chip 5 -0.29 -0.39 0.43 -0.56 -0.62 -0.35 -0.42 -0.43
Chip 6 -0.23 -0.79 -0.52 -0.60 -0.68 -0.75 -0.50 -0.58
Chip 7 0.40 -0.84 -0.28 -0.78 -0.88 -0.52 -0.55 -0.63
Chip 8 -0.49 0.53 -0.56 -0.46 -0.45 -0.51 -0.40 -0.62
Chip 9 -0.42 0.46 -0.43 -0.59 -0.54 -0.44 0.39 -0.68
Chip 10 -0.43 -0.47 0.24 -0.41 -0.67 -0.49 -0.56 0.43
Chip 11 -0.59 -0.42 -0.33 -0.73 -0.20 -0.53 -0.59 -0.29
Table 4.4.: INL of current sinking across all 4 output ranges
Ch. 1 Ch.2 Ch. 3 Ch. 4 Ch. 5 Ch. 6 Ch. 7 Ch. 8
Chip 4 -0.20 -0.22 -0.45 -0.39 -0.45 0.53 -0.17 -0.51
Chip 5 -0.36 -0.45 -0.49 -0.52 -0.33 -0.34 -0.35 -0.49
Chip 6 -0.21 -0.43 -0.37 -0.54 -0.48 -0.54 -0.48 -0.40
Chip 7 -0.30 -0.55 -0.23 -0.53 -0.65 -0.43 -0.39 -0.46
Chip 8 -0.39 -0.37 -0.50 -0.33 -0.43 -0.41 -0.37 -0.57
Chip 9 -0.40 -0.52 -0.37 -0.48 -0.36 -0.33 0.29 -0.46
Chip 10 -0.27 0.30 -0.20 -0.33 -0.41 -0.47 -0.38 -0.36
Chip 11 0.43 -0.43 -0.42 -0.44 -0.25 -0.45 -0.44 -0.26
The transient properties have been evaluated with a resistor-capacitor (RC) electrode-
electrolyte interface (EEI) model with R = 10 k⌦ and C = 470nF. The stimulation channel
is programmed so that each waveform data point has a minimum duration (1µs) with full
scale change. In Fig. 4.14, it can be seen that the full scale step can be generated within
1µs with a little overshoot when entering charge recycling. This 1µs response also holds
for other RC values provided that the output transistor of the current source/sink does not
enter the linear region.
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Figure 4.14.: Current stimulation with minimum duration (1µs) on each data point and full scale change on Channel
8 of chip 7
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4.4.2. Voltage mode stimulation
When evaluating the voltage buﬀer, the output terminal is loaded by a 20⌦ resistor to
directly provide the maximum current at the maximum output voltage. Following the
definition of INL and DNL in Eq. 4.1, the results on INL for the voltage stimulation of the
negative phase is summarised in Table 4.5, and more details on each channel can be found
in AppendixA.7.
Considering that the DAC is also used in CMS, the linearity error should be similar to
that reported in Section 4.4.1. The end-of-point DNL and INL are still bounded within
±1LSB. Note that the worst INL is still from channel 5 on chip 7. However it is observed
that channel 7 on chip 4 does not give the smallest value although it is still a relatively
smaller value compared to the average. This diﬀerence originates from the extra distortion
of the transimpedance amplifier.
Table 4.5.: INL of voltage stimulation during negative phase
Ch. 1 Ch.2 Ch. 3 Ch. 4 Ch. 5 Ch. 6 Ch. 7 Ch. 8
Chip 1 -0.25 -0.49 -0.33 -0.25 -0.34 -0.19 -0.15 0.30
Chip 2 -0.27 -0.22 -0.31 -0.33 0.24 -0.31 -0.47 -0.19
Chip 4 -0.14 0.13 -0.39 -0.36 -0.30 -0.41 -0.21 -0.36
Chip 5 -0.27 -0.31 -0.42 -0.40 -0.26 -0.37 -0.31 -0.42
Chip 6 -0.17 -0.39 -0.31 -0.47 -0.34 -0.47 -0.40 -0.36
Chip 7 -0.36 -0.47 0.17 -0.46 -0.57 -0.35 -0.22 -0.39
Chip 8 -0.32 -0.34 -0.45 -0.26 -0.36 -0.31 -0.40 0.45
Chip 9 -0.41 -0.44 -0.38 -0.39 -0.40 -0.30 -0.34 -0.44
Chip 10 -0.24 -0.27 -0.19 -0.33 -0.36 -0.44 -0.31 -0.40
Chip 11 -0.40 -0.30 -0.32 -0.39 -0.18 -0.35 -0.40 -0.25
4.4.3. Charge mode stimulation
Using lumped elements
R1=3.289 kΩ R3=9.952 kΩ
C1=1.307 uF
Differential Probe
ExRef
R2=6.786 kΩ
Figure 4.15.: EEI model used during charge mode stimulation, the diﬀerential probe is connected monopolar side to
measure the current
During charge stimulation, EEI model comprises a capacitor and 3 resistors on each side
(Fig. 4.15). The resistor values are chosen based on reported platinum electrodes value [2].
The capacitor value may not be realistic for microelectrode but used here to make sure
the maximum charge delivery will not introduce significant voltage build-up even with the
maximum target charge delivered. Terminal “Ref” is connected to the middle of the supply.
Terminal “Ex” is connected to the output of the stimulator (x=1..8). The diﬀerential probe
is connected on to the two terminals of R1 to measure the stimulation current. The probe
cannot be connected at another node as the input capacitance of the probe will introduce
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Figure 4.16.: Charge delivery measured on channel 8 across chips 1,2,4,6,7,8,9,10, the dash line represents the ideal
case (Charge delivered=Target Charge).
extra paths for the stimulation current which is picked up by the probe. While one terminal
is tied to “Ref”, the current input capacitances and leakage path via input resistance are
limited to only one probe terminal.
The programme cycles the target charge from 20 pC to 16.384 nC in passive charge stim-
ulation mode without calibration. Fig. 4.16 shows the measured charge delivery on channel
8 for all measured chips. The actual charge delivered is always above the ideal line and does
not deviate too much. Average charge delivery error can be calculated as:
X
20 pCQtarget,n16384 pC
Qdelivery,n  Qtarget,n
Qtarget,n
(4.4)
The results are given in Table 4.6. This shows that the maximum charge delivery error can
be up to 23.20% (channel 8 of chip 6). However that is associated with a charge delivery of
30 pC in which case a small absolute error gives a large relative error in percentage. Actually,
the average error even on channel 8 of chip 6 is still comparable to the other chips. The
average error of all channel 8 on all the measured chips is between 5.05% and 10.42%. This
result is comparable to the reported value in Figure 3.11(a) in Chapter 3 where the charge
delivery is also uncalibrated.
Table 4.6.: Average and maximum charge delivery error with corresponding target charge measured on channel 8
across chips 1,2,4,6,7,8,9,10 without calibration
Chip No. 1 2 4 6 7 8 9 10
Average error(%) 7.97 5.79 9.43 10.42 7.16 10.12 5.12 5.05
Max Error(%) 9.72 7.40 23.20 16.20 11.36 17.32 6.41 12.57
Target Charge(nC) 82.93 82.85 0.03 0.03 0.08 0.02 1.68 0.02
The charge delivery of all 8 channels on chip 2 and 9 is characterised as representative
examples. The results are shown in Fig. 4.17 and Fig. 4.18 and are as expected. The average
and maximum charge delivery errors are also presented in Tables 4.7 and 4.8. The smaller
target charge still tends to give a large relative error. The average error is still below
10.42% as reported on channel 8 of chip 6. Without an exhaustive test, it is inconclusive as
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to whether 10.42% is the maximum percentage error, but it would be a typical value.
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Figure 4.17.: Charge delivery measured across 8 channels on chip number 2, the dash line represents the ideal case
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Figure 4.18.: Charge delivery measured across 8 channel on chip number 9, the dash line represents the ideal case
Table 4.7.: Average and maximum charge delivery error with corresponding target charge measured on all the channels
on chip 2 without calibration
Channel No. 1 2 3 4 5 6 7 8
Average error(%) 7.88 7.62 6.96 2.37 7.90 3.26 3.78 5.79
Max Error(%) 9.49 15.19 12.13 4.65 9.18 5.24 8.78 7.48
Target Charge(nC) 47.40 4.82 0.06 0.10 89.70 0.15 0.06 82.85
The residue charge (after stimulation before shorting) is also measured with results shown
in Fig. 4.19. The average and maximum errors are shown in Table 4.9. The average residue
charge error has a similar definition as average charge delivery error:
X
20 pCQtarget,n16384 pC
Qresidue,n
Qtarget,n
(4.5)
For channel 8 on all measured chips, the residue charge before passive shorting is bounded
within 13 nC. The average error as a percentage is within 8.34%. For maximum error in
percentage, it is obvious that smaller target charge tends to give a bigger error in percentage.
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Table 4.8.: Average and maximum charge delivery error with corresponding target charge measured on all the channels
on chip 9 without calibration
Channel No. 1 2 3 4 5 6 7 8
Average error(%) 5.34 3.86 4.50 4.81 8.15 1.84 2.52 5.12
Max Error(%) 6.05 4.40 5.44 5.53 11.09 3.23 3.50 6.41
Target Charge(nC) 83.95 39.68 52.30 0.28 4.27 95.04 48.20 1.68
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Figure 4.19.: Residue charge measured on channel 8 across chips number 1,2,4,6,7,8,9,10.
Table 4.9.: Average and maximum residue charge error with corresponding target charge measured on channel 8 across
chips 1,2,4,6,7,8,9,10 without calibration
Chip No. 1 2 4 6 7 8 9 10
Average error(%) -3.32 -3.14 7.16 8.34 5.00 -4.45 3.50 3.54
Max Error(%) -10.65 -5.78 25.58 11.22 25.50 15.54 19.40 34.59
Target Charge(nC) 0.03 2.29 0.03 0.03 0.08 0.02 0.03 0.02
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Chips 2 and 9 are again measured to characterise diﬀerent channels on a single chip.
The results are shown in Fig. 4.20 and Fig. 4.21. The average and maximum residue charge
errors are shown in Table 4.10 and Table 4.11. Note that channel 5 on chip 2 malfunctioned
as the charge recycling phase is always shorter than the charge delivery phase (shown in
Fig.4.22). There could be two reasons for this. Firstly, Vth for the recycling phase could
be quite diﬀerent from that for charge delivery. Secondly, the FSM controlling the system
does not function as expected.
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Figure 4.20.: Residue charge measured across all 8 channels on chip number 2
-20 0 20 40 60 80 100 120 140 160 180
0.0
5.0E3
1.0E4
1.5E4
Re
si
du
al
Ch
ar
ge
(p
C)
Target Charge (nC)
Chip 9 Channel 1
Chip 9 Channel 2
Chip 9 Channel 3
Chip 9 Channel 4
Chip 9 Channel 5
Chip 9 Channel 6
Chip 9 Channel 7
Chip 9 Channel 8
Figure 4.21.: Residue charge measured across all 8 channels on chip number 9
Table 4.10.: Average and maximum residue charge error with corresponding target charge measured on all the channels
on chip 2 without calibration
Channel No. 1 2 3 4 5 6 7 8
Average error(%) 7.41 4.21 7.83 1.28 30.07 0.29 0.70 -3.14
Max Error(%) 15.45 15.31 21.87 32.72 40.56 -12.86 18.67 -5.78
Target Charge(nC) 0.04 4.82 0.06 0.58 8.47 0.15 0.04 2.29
Considering the digital circuitry is more prone to process variations if not all process
corners are simulated (which unfortunately is the case here), FSM should be the cause
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Table 4.11.: Average and maximum residue charge error with corresponding target charge measured on all the channels
on chip 9 without calibration
Channel No. 1 2 3 4 5 6 7 8
Average error(%) 9.75 9.98 4.61 2.84 9.58 -0.47 8.88 3.50
Max Error(%) 26.78 12.80 18.20 13.99 18.02 8.59 14.38 19.40
Target Charge(nC) 0.05 0.02 0.03 0.03 0.02 0.03 0.02 0.03
which may not generate non-overlapping control signals for charging and discharging each
unit capacitor. The voltage measured in Fig. 4.22 is an actual reflection of the threshold
voltage. As it shows, the two channels have a similar tripping voltage during charge recycling
indicating that the FSM is counting more pulses than there actually are. More severely,
as the non-overlapping requirement on the switch pair (S1 – S3, S2 – S4 in Fig. 4.7) are not
strictly met, there will be a short between the reference electrode and stimulation supply
which stops the stimulation completely.
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Figure 4.22.: Voltage measured directly on the IC output of Channel 5 on chip 2 which always have a shorter charge
recycling phase
This issue can also be observed on the other channels on chip 2 and 9. For these channels,
the maximum average error measured is 9.98% on channel 2 of chip 9. The maximum error
on the other hand is as high as 32.72% (channel 4 of chip 2) when delivering sub-nC charge.
It is also noticeable that some traces become wider as the target charge increases (channel
6 of chip 9) and some even have large spikes or sudden changes (channel 9 of chip 9). These
indicate the existence of other influence factors. These include the system errors as explained
in Section 3.3.1, charge injection during switching activities and measurement errors. Some
of them are hard to locate without accessing the internal signal inside the chips. However,
the highlight of the results here is that the circuit can achieve charge mode stimulation by
delivering a fixed amount of charge set by the user and achieve charge balancing.
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Threshold calibration
As a result of the aforementioned non-overlapping control signal issue, the calibration does
not operate on the chip as intended. Therefore, simulation results have been presented in
Fig. 4.23. Please note, this is a purely functional simulation involving no timing properties.
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Figure 4.23.: Simulation results of calibration. (a) negative phase calibration (b) positive phase calibration. These
are two parts of a whole calibration process. Trace (i) is the signal for charging the unit capacitor C1,
(ii) control signal for sampling the electrode voltage, (iii) control signal for stimulating using the charge
stored on unit capacitor C1, (iv) threshold voltage (v) sampled electrode voltage (vi) – (xi) cal_data[5:0]
It can be seen that the threshold voltage steps away from the stimulation voltage as
expected. It finishes when the sampled tripping voltage (sampled_Vth) on unit capacitors
meets the requirement.
Worth noting that in Fig. 4.23(a), the charge control signal (trace (i)) remains fixed
between 25 and 50 µs because Vth (trace (v)) is so low that comparator (in Fig. 4.7 cannot
flip. To compare, during the positive calibration phase (Fig. 4.23(b)), no such blank out is
observed as the threshold does not start from the stimulation voltage but 1V lower.
Using saline solution with platinum electrode
Two platinum electrodes of the same size are used for testing the system – one is con-
nected directly to 1.65V (the mid-rail between the supplies). The end exposed area of
each electrode is 12.56mm2. The solution is normal ringer (NaHCO3: 2.4mmol/L, NaCl:
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R1=14.97 kΩ R2=640.8 Ω
C1=610.6 nF
Differential Probe
ExRef
Figure 4.24.: EEI model of the platinum electrode used inside normal ringer solution during the test. R1 is an external
resistor. R2 and C1 are measured values. (All parameters are measured using FLUKE PM6303A,
automatic RCL meter)
112mmol/L, KCl: 2 mmol/L, CaCl2·2H2O: 2.4 mmol/L). The equivalent RC model of the
EEI is shown in Fig. 4.24. All parameters are measured using FLUKE PM6303A, automatic
RCL meter. R1 is an external resistor used to measure the current and its value is used
to match the total resistance in series as used in Section 4.4.3 so that the charge delivery
speed is similar as well. Otherwise, it may cause malfunction of the FSM due to timing
constraints (as R2 = 640.8⌦ would cause a higher operating frequency). The smaller value
of C1 compared to that in the RC model does cause voltage built up and slows down the
charge delivery as can be seen from Fig. 4.25. Measurements have only been taken on chan-
nel 3 of chip 2 and channel 5 of chip 9 to check the similarities between results of this test
and those using lumped elements. The results are shown in Fig. 4.26 and Fig. 4.27. It can
be concluded that the saline test does not show significant diﬀerences from the previous RC
measurements.
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Figure 4.25.: Transient voltage measured across R1 during charge mode stimulation with normal ringer solution
delivering 16.384 nC. Noting that the voltage is not constant during charge delivery or recovery as the
charge build up on the EEI
4.4.4. Charge imbalance monitor and active charge balancing
Fig. 4.28 clearly shows the passive shorting phase during imbalanced current stimulation.
An error signal will be generated if the voltage on the electrode exceeds the water window
after shorting. Since passive discharge cannot be disabled, the electrode is driven to ground
manually to test the imbalance monitor as shown in Fig. 4.29. C3 shows the voltage on the
electrode where a stimulation can be seen in the second division. C2, the error signal turns
high when the electrode is forced to zero.
Active charge balancing is also tested using a single phase waveform. Fig. 4.30 shows
the active charge recycling in operation when the residue voltage is out of the predefined
water window. However, due to the issue with non-overlapping charge/discharge control
signal, the comparator outputs remain fixed at times so that it is not completely working
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Figure 4.26.: Comparison between charge delivery measured with RC model and in normal ringer solution on channel
3 of chip 2 and channel 5 of chip 9
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Figure 4.27.: Comparison between residue charge measured with RC model and in normal ringer solution on channel
3 of chip 2 and channel 5 of chip 9
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Figure 4.28.: Passive shorting phase during charge imbalancing
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Figure 4.29.: Error signal generated when the voltage on the electrode exceeds water window. C3 shows the electrode
voltage; C2 shows the error signal. The spike on C3 is a stimulation cycle
as expected.
4.4.5. Multi-channel stimulation capability
The multichannel stimulation is the basis of multipolar stimulation and later introduced
field shaping. This cannot be properly tested with current IC design because of a design
bug which shorts the reference electrode to 1.65V at all times in a multipolar configuration.
Therefore, the charge imbalance monitor will always see the voltage on the stimulation
electrode within the water window after shorting, thus never giving an error. Neverthe-
less, by connecting the RC EEI model between only two stimulation circuits, it can be
demonstrated that the design is capable of multipolar stimulation. Fig. 4.31 presents two
stimulation channels: one sourcing and one sinking with the same amplitude but opposite
polarity settings. The reference electrode is left unconnected (not possible in an in-vitro
test). The diﬀerential result on the EEI model is a constant current stimulation.
Moreover, Fig. 4.32 shows that each channel can be programmed individually into diﬀerent
modes. However, interference from other channels into the charge simulation channel is also
clearly visible (spikes on trace C1).
4.5. Conclusion and Future Work
In this chapter, an 8-channel fully integrated programmable stimulator IC is presented.
The idea is that each channel can be independently programmed into diﬀerent stimulation
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Figure 4.30.: Active charge recycling in operation during imbalanced current stimulation. (a) the voltage on the
electrode (b) comparator output on unit capacitor C1 (c) comparator output on unit capacitor C2
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Figure 4.31.: Current stimulation between two stimulation channels without involving the reference electrode. (a)
and (b), voltages on the two opposite terminals of the EEI model. (c) the diﬀerential results of traces
in (a) and (b), presenting a constant current stimulation voltage profile
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Figure 4.32.: Demonstration that diﬀerent channel can be programmed individually. C1 shows the channel doing
charge mode stimulation while C3 and C4 show the channel doing current stimulation synchronously
modes with diﬀerent parameters. Charge balancing is designed to be achieved via passive
and active methods and safety is enforced by monitoring the stimulation electrode voltage.
However, in this first and only tapeout, several design bugs prevent a thorough test.
For the tested parts, the results show that the DAC used in voltage and current stimu-
lation is monotonous and has a maximum INL of -0.88 LSB across all the packaged chips
tested. In charge mode stimulation, the charge measuring capacitor (Cunits in Chapter 3)
is moved from the common return path to the stimulation path such that multipolar stim-
ulation is feasible. The target charge delivery range is also extended. The results on charge
mode stimulation agree with the results in the Chapter 3: maximum average charge delivery
error of 10.42% (chip 6 channel 8), maximum average residue charge error of 9.98% (chip
9 channel 2) on all measured channels. The system also shows the ability of multichan-
nel stimulation. Unfortunately, voltage mode stimulation, threshold calibration and active
charge recycling cannot be tested properly.
Nevertheless, in this chapter, it is shown that within an area of 338µm⇥ 2200µm, a
fully programmable stimulation module can be implemented using 0.35µm process. Several
stimulation modules can be connected in parallel and receive commands and data from
common buses to enable multi-channel operation. This allows designers to build fullly inte-
grated programmable stimulation system very easily by cascading this design. In addition,
it can serve as a reference design for future integrated stimulators as an estimation on area
requirement.
All the bugs are planned to be fixed in the next iteration of the design. More importantly,
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the digital implementation needs to be carefully verified using equivalent logic checking,
timing constraint checking. Join test action group (JTAG) interface needs to implemented
for post-fabrication debugging.
The first version of the chip must be software patched to function, nevertheless the
proposed design provides a platform for verifying the field shaping idea presented in the
next chapter.
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5. Concept of Field Shaping for Improving
Stimulation Focality
5.1. Introduction
To ultimately improve the dimensionality and fidelity of information, future stimulation
systems need to increase the channel count per area to increase spatial resolution. However,
the problem of stimulus spread has been present since the early work in the field [1]. This
is a fundamental limit for increasing the total number of eﬀective channels. The use of a
multichannel system could herein give the possibility to confine the electric voltage field
from spreading. Whilst most reported systems utilise current controlled field shaping [2–4],
this chapter additionally studies voltage based field shaping, as voltage stimulation provides
better stimulation eﬃciency [5].
The work presented in this chapter is based on finite element analysis (FEA), which is a
numerical technique for approximating the results of a series of problem-defined diﬀerential
equations under given boundary conditions. This is extensively used in the neural engi-
neering community to analyse voltage fields during neuron/axon stimulation [6–8]. This
method can be further extended to analysing neural response by integrating with neural
modelling software, such as NEURONr, or by modelling the neuron directly with a finite
element model (FEM). An extensive protocol has been recently presented by Joucla and
Yvert [9].
5.2. Aims
This chapter aims to investigate the feasibility of developing multipolar stimulation strate-
gies within the context of a multielectrode array to improve the spatial resolution. This is
achieved by replicating the geometry of a multielectrode array (MEA) (potentially can be
used for intraspinal microstimulation (ISMS)) within a FEA package, COMSOLMultiphysicsr.
5.3. Methods
5.3.1. Model of spinal cord
Table 5.1 summarises key features within the human spinal cord. The dimension of the
5th segment of cervical spinal cord (C5), in addition to the diameters of the sagittal and
transverse planes have been established from literature. The variations in the measurements
are from diﬀerent myelography methods used. The internal structure of the spinal cord
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model (white and grey matter) has been calculated proportionally based on histology images
found at C5 level. The length of C5 is modelled as 2 mm [10]. For ISMS, the other
structures surrounding the spinal cord are not important. Also, dura matter, pia matter
and arachnoid are reported not to influence the electric field potential distribution within
the spinal cord [8]. The electrical properties are obtained from [8, 11] where the conductivity
of the white matter is anisotropic (Table 5.2), representing the fact that axons are mainly
distributed along the rostral-caudal axis.
Table 5.1.: Reported dimensions of the C5 cervical segment in the spinal cord
Reference Average Sagittal Diameter (SD) Average Transverse Diameter (SD)
[12] 8.3 mm (0.9 mm) 13.9 mm (1.0 mm)
[10] 7.5 mm 13.0 mm
[13] 7.7 mm 13.2 mm
[14] 9.5 mm
[15] 6.2 mm (1.15 mm) 11.8 mm (1.35 mm)
[16] 7.1 mm 13.8 mm
[17] 7.1 mm 13.8 mm
[18] 6.9 (0.5)
Table 5.2.: Conductivities of the compartments in the inhomogenous
anisotropic model
Structure Conductivity (S/m)
grey matter (longitudinal) 0.255
grey matter (transversal) 0.195
white mater (longitudinal) 0.797
white mater (transversal) 0.0988
cerebrospinal fluid 1.79
Longitudinal, Z-direction in the model; transversal, X,Y-direction
in the model
5.3.2. Model of multi electrode array
The electrode array has been modelled based on a 4-by-4 MEA (by MicroProbes©). The
spacing between electrodes is 400µm with a tip diameter of 2-3µm and base diameter
of 75µm. The contact at the tips is made by exposing the top 2mm from the enclosing
insulation to achieve a target resistance of 10 k⌦. The total length is 5.5mm which positions
the tips around the ventral horn and the bases inside the cerebrospinal fluid. The finished
3D model is shown in Fig. 5.1. The insulation and electrode are made of Parylene C and
30%/70% Pt/Ir alloys with electric conductance of 10 fS/m and 28.571 kS/m respectively.
5.3.3. Stimulation protocols
The configuration uses 16 terminals at the base of the electrodes to provide static stimulation
voltage and current. Although this has been modelled as 16 individual electrodes, the
simulations were only performed on a subset of the total electrodes. Unused electrodes are
configured as high impedance at the terminal. Electrodes have been labelled as in Fig. 5.2.
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Figure 5.1.: Model of the spinal cord and electrode array built in COMSOL Multiphysicsr
The used 3-by-3 portion is labelled from 1 to 9 (on the bottom right), with the least used
electrodes being labelled from 10 to 16.
Within this 3-by-3 subset, electrode number 5 is either biased using a negative voltage or
sinking current (neural tissue is 0V). Other electrodes are biased based on the simulation
requirements.
The model has been meshed to 1,206,693 elements with extra fine setting by COMSOL
Multiphysicsr. Local refinement has been done within the volume around the tip. The
minimum element quality is 0.006037 and average quality is 0.7195. Meshing with pre-
defined settings was found to be consistent and faster to solve than meshing with individual
settings of element size for each diﬀerent part of the model. Current conservative boundary
conditions are set to be over all the conductive volume. The outer boundaries of the model
are set to electric insulation such that it will not serve as a voltage source. The iterative
linear solver is chosen based on modelling scale with a relative tolerance of 0.001.
5.4. Results and Discussions
5.4.1. Comparison between diﬀerent stimulation modalities
Field shaping with current controlled stimulation
Current controlled stimulation has recently been reported in deep brain stimulation (DBS)
to shift the voltage profile [2]. In this simulation, channels 4–6 are configured as described
below to show the voltage field shifting:
1. I4 = 0µA, I5 =  100µA, I6 = 100µA
2. I4 = 50µA, I5 =  100µA, I6 = 50µA
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Figure 5.2.: Electrode configuration used during simulation
3. I4 = 100µA, I5 =  100µA, I6 = 0µA
The simulation results are shown in Fig. 5.3. These results are similar to those of two
point charges on a single plane. Note that some of the electric field stream lines are shown as
broken because at that point the streamline leaves the plotting plane. To further illustrate
the field shifting, the voltage along the Z-direction at X =  2800µm in Fig. 5.3 is plotted
separately in Fig. 5.4. Although not shown, other current sourcing/sinking combinations
between channels 4 and 6 can be interpolated between these lines.
Field shaping with voltage controlled stimulation
In comparison to field shaping using current controlled stimulation, voltage controlled stim-
ulation can oﬀer control of the voltage potentials directly at the electrodes, rather than
leaving them to be determined by the impedance of the electrode-electrolyte interface (EEI)
interface. This can be shown by comparing Fig. 5.6 with Fig. 5.4. Fig. 5.6 shows a much
larger voltage variation between the electrodes that are 100µm away. The top view at a
height of 100µm away from the electrode is shown in Fig. 5.5.
Another diﬀerence between the two modes is that in CMS the total current flowing out
the electrode must be the same as that flowing into the electrode and can be manually
set easily. In VMS this requirement is fulfilled automatically provided there is no other
uncontrolled voltage source. This can be seen by comparing Fig. 5.6 and Fig. 5.4. Because
current stimulation controls the current directly, the total sourcing/sinking current is main-
tained during shifting. As a result, the minimum voltage in Fig. 5.4 are similar. In voltage
stimulation, the total current is not maintained, therefore showing a large variation when
the voltage is changed on only one electrode.
108
(a) I4 = 0, I5 =  100µA, I6 = 100µA
(b) I4 = 50µA, I5 =  100µA, I6 = 50µA
(c) I4 = 100µA, I5 =  100µA, I6 = 0
Figure 5.3.: Topview of electric field and voltage potential contour on a plane at 100µm above the electrode tips
for current mode stimulation (CMS). The coloured contours are voltage potential. The black lines are
geometric boundaries and electric field streamlines.
Figure 5.4.: Voltage potential along the Z-direction at X =  2800µm in Fig. 5.3. Blue-cross corresponds (a), green-
circle (b) and red-circle (c)
109
(a) V 4 = 0V, V 5 =  1.65V, V 6 = 1.65V
(b) V 4 = 1.65V, V 5 =  1.65V, V 6 = 1.65V
(c) V 4 = 1.65V, V 5 =  1.65V, V 6 = 0V
Figure 5.5.: Top view of electric field and voltage potential contours on a plane 100µm above the electrode tips
for voltage mode stimulation (VMS). The coloured contours are voltage potentials. The black lines are
geometric boundaries and electric field streamlines.
Figure 5.6.: Voltage potentials along the Z-direction at X =  2800µm in Fig. 5.5. Blue-cross corresponds (a), green-
circle (b) and red-circle (c)
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In summary, for both voltage and current controlled stimulation, when 2 electrodes (chan-
nels 4 and 5) are used to guard the working electrode (channel 5), the peak of the voltage
field is able to shift by around 100µm at a distance of 100µm away from the electrodes.
The next step is to identify the controllable factors that determine the field shaping ability.
5.4.2. Influence of the distance to the electrodes
In Section 5.4.1, the plots have been observed at a plane 100µm away from the electrode.
If the observation plane is moved to 10µm, it can be observed that the peak of the voltage
potential becomes closer to the electrode. The results for CMS and VMS are shown in
Fig. 5.7, Fig. 5.8 and Fig. 5.9, Fig. 5.10 respectively.
In this case, the peak voltage shifts are not observable in either of the stimulation modes.
Therefore, there appears to be a certain range from the electrode within which the relative
peak voltage cannot be shifted. However, there is also a certain range beyond which the
diﬀerence between the voltages above the electrodes is not suﬃcient to achieve stimulation.
For example, comparing Fig. 5.9(b) and Fig. 5.5(b), it can be seen that the absolute voltage
directly above electrode 5 increases from around -0.24V at 10µm above to around 0.43V
at 100µm and the peak-to-peak diﬀerence between voltages decreases from 1.16V to 0.37V
resulting in a smaller potential gradient. This is also true for CMS.
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(a) I4 = 0, I5 =  100µA, I6 = 100µA
(b) I4 = 50µA, I5 =  100µA, I6 = 50µA
(c) I4 = 100µA, I5 =  100µA, I6 = 0
Figure 5.7.: Top view of electric field and voltage potential contours on a plane 10µm above the electrode tips for
CMS. The coloured contours are voltage potentials. The black lines are geometric boundaries and electric
field streamlines.
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(a) Full view
(b) A zoomed view of (a)
Figure 5.8.: Voltage potentials along the Z-direction at X =  2800µm in Fig. 5.7. Blue-cross corresponds (a), green-
circle (b) and red-circle (c)
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(a) V 4 = 0V, V 5 =  1.65V, V 6 = 1.65V
(b) V 4 = 1.65V, V 5 =  1.65V, V 6 = 1.65V
(c) V 4 = 1.65V, V 5 =  1.65V, V 6 = 0V
Figure 5.9.: Top view of electric field and voltage potential contours on a plane 10µm above the electrode tips for
VMS. The coloured contours are voltage potentials. The black lines are geometric boundaries and electric
field streamlines.
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(a) Full view
(b) A zoomed view of (a)
Figure 5.10.: Voltage potentials along the Z-direction at X =  2800µm in Fig. 5.9. Blue-cross corresponds (a),
green-circle (b) and red-circle (c)
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5.4.3. Influence of the number of active electrodes
In the simulations shown above, only 3 electrodes in a line were used. More controllability
is expected if the number of electrode used was increased. In this simulation, 5 electrodes:
2,4,5,6,8 were used to form a cross shape. The test configurations are shown below:
Table 5.3.: Diﬀerent stimulation configurations
Configuration Electrode 2 Electrode 4 Electrode 5 Electrode 6 Electrode 8
Voltage Cfg. 1 1.65V 1.65V -1.65V 1.65V 1.65V
Voltage Cfg. 2 0V 0V -1.65V 1.65V 1.65V
Voltage Cfg. 3 0V 1.65V -1.65V 1.65V 1.65V
Current Cfg. 1 0µA 0µA -120µA 60µA 60µA
Current Cfg. 2 0µA 40µA -120µA 40µA 40µA
Current Cfg. 3 30µA 30µA -120µA 30µA 30µA
When testing these configurations, the results shown are measured at 100µm above the
electrode plane, presented in Fig. 5.11 and Fig. 5.13 for VMS and CMS respectively.
In “Voltage Cfg. 1” the voltage from the central electrode (electrode 5) is more constrained
within the space defined by the surrounding electrodes compared to the 3-electrode con-
figuration (electrode 4,5,6) in Fig. 5.5(b). In “Voltage Cfg. 2”, the voltage is shifted by
approximately 25µm along both X and Z direction as shown in Fig. 5.12. In “Voltage Cfg.
3”, the voltage is only shifted along the X-direction. In the Z-direction, the voltage presents
a similar pattern as the green-circle trace in Fig. 5.6.
The significance of the results shown above is that by adding two further electrodes on
the orthogonal direction of the original 3-electrode configuration, the voltage peaks can be
shifted in 2-Dimension space. Although this is only shown in “Voltage Cfg. 2”, it is expected
that the location of the peak could be modulated by varying the voltages of the surrounding
electrodes based on the superposition theorem.
Similar results are observed for the three current configurations in Table 5.3 (Fig. 5.13
and Fig. 5.14).
Although increasing the total number of electrodes can oﬀer increased spatial control of
the induced voltage field, this is at a cost of more area and a complex stimulation protocol.
In other words, compared to using a single electrode inside a MEA at a spacing of 300µm,
using the 5-electrode configuration for the same stimulation target would require a spacing
of 100 or 150µm depending on whether the surrounding electrodes can be shared.
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(a) Voltage Cfg. 1
(b) Voltage Cfg. 2
(c) Voltage Cfg. 3
Figure 5.11.: Top view of electric field and voltage potential contours on a plane 100µm above the electrode tips for
VMS using 5 electrodes. The coloured contours are voltage potentials while the black lines are geometric
boundaries and electric field streamlines.
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(a) Along the line formed by electrode 4,5,6
(b) Along the line formed by electrode 2,5,8
Figure 5.12.: Voltage potential along the Z-direction at X =  2800µm and X-direction at Z =  800µm in Fig. 5.11.
Blue-cross represents Voltage Conf 1, green-circle Voltage Conf 2, red-circle Voltage Conf 3
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(a) Current Cfg. 1
(b) Current Cfg. 2
(c) Current Cfg. 3
Figure 5.13.: Top view of electric field and voltage potential contours on a plane 100µm above the electrode tips for
CMS using 5 electrodes. The coloured contours are voltage potentials while the black lines are geometric
boundaries and electric field streamlines.
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(a) Along the line formed by electrode 4,5,6
(b) Along the line formed by electrode 2,5,8
Figure 5.14.: Voltage potential along the Z-direction at X =  2800µm and X-direction at Z =  800µm in Fig. 5.11.
Blue-cross represents Current Conf 1, green-circle Current Conf 2, red-circle Current Conf 3
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5.4.4. Influence of electrode array grid spacing
Following the idea of using more channels/area to stimulate a single target, it is important to
understand how the field shaping ability changes with reduced spacing. In these simulations,
an electrode pitch of 200µm is used, which is larger than the minimum spacing oﬀered
by MicroProbes© (100µm). The results on CMS and VMS observed at 100 and 10µm
planes are shown in Fig. 5.15, Fig. 5.16, Fig. 5.17 and Fig. 5.18. The corresponding electrode
configurations are given in the corresponding captions.
Because of the small spacing, the dynamic range for CMS of the induced voltage field is
reduced – the maximum value reduced and the minimum value raised. This compression is
more visible at an observation plane of 100µm rather than at 10µm, indicating a reduced
range of the voltage field. The plots on the transverse lines (Fig. 5.15(e) and Fig. 5.16(e))
shows that the field shaping on the orthogonal direction would not aﬀect the relative value,
i.e. spatial derivative, on the current direction.
For VMS, a similar compression range is observed. However, here it is mainly due to the
increase of the minimum value as a result of superimposition and having a fixed voltage
value at the electrodes. In the orthogonal direction of field shaping, similar to that of CMS,
the shape of the voltage field is similar across the three diﬀerent stimulation protocols.
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(a) I4 = 0, I5 =  100µA, I6 = 100µA
(b) I4 = 100µA, I5 =  100µA, I6 = 0
(c) I4 = 50µA, I5 =  100µA, I6 = 50µA
(d) Along the line at X=-2400µm. Blue-cross represents (a), green-circle (b), red-circle (c)
(e) Along the line at Z=-1200µm. Blue-cross represents (a), green-circle (b), red-circle (c)
Figure 5.15.: Electric field and voltage potential contours on a plane 100µm above the electrode tips for CMS under
a spacing of 200µm. The coloured contours are voltage potentials. The black lines are geometric
boundaries and electric field streamlines.
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(a) I4 = 0, I5 =  100µA, I6 = 100µA
(b) I4 = 100µA, I5 =  100µA, I6 = 0
(c) I4 = 50µA, I5 =  100µA, I6 = 50µA
(d) Along the line at X=-2400µm. Blue-cross represents (a), green-circle (b), red-circle (c)
(e) Along the line at Z=-1200µm. Blue-cross represents (a), green-circle (b), red-circle (c)
Figure 5.16.: Electric field and voltage potential contours on a plane 10µm above the electrode tips for CMS under
a spacing of 200µm. The coloured contours are voltage potentials. The black lines are geometric
boundaries and electric field streamlines.
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(a) V 4 = 0V, V 5 =  1.65V, V 6 = 1.65V
(b) V 4 = 1.65V, V 5 =  1.65V, V 6 = 0V
(c) V 4 = 1.65V, V 5 =  1.65V, V 6 = 1.65V
(d) Along the line at X=-2400µm. Blue-cross represents (a), green-circle (b), red-circle (c)
(e) Along the line at Z=-1200µm. Blue-cross represents (a), green-circle (b), red-circle (c)
Figure 5.17.: Electric field and voltage potential contours on a plane 100µm above the electrode tips for VMS under
a spacing of 200µm. The coloured contours are voltage potentials. The black lines are geometric
boundaries and electric field streamlines.
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(a) V 4 = 0V, V 5 =  1.65V, V 6 = 1.65V
(b) V 4 = 1.65V, V 5 =  1.65V, V 6 = 0V
(c) V 4 = 1.65V, V 5 =  1.65V, V 6 = 1.65V
(d) Along the line at X=-2400µm. Blue-cross represents (a), green-circle (b), red-circle (c)
(e) Along the line at Z=-1200µm. Blue-cross represents (a), green-circle (b), red-circle (c)
Figure 5.18.: Electric field and voltage potential contours on a plane 10µm above the electrode tips for VMS under
a spacing of 200µm. The coloured contours are voltage potentials. The black lines are geometric
boundaries and electric field streamlines.
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5.4.5. Influence of the stimulation amplitude
In this series of simulations, 3-electrode configurations were used and voltage/current values
on channel 4 and channel 6 were fixed. The voltage potential on the observation line across
electrodes 4, 5 and 6 is shown in Fig. 5.19 for both CMS and VMS on 10 and 100µm planes.
(a) Blue-cross: I4 = 1µA, I5 =  2µA, I6 = 1µA Green-circle: I4 = 1.5µA, I5 =  3µA, I6 = 1.5µA
(b) Blue-cross: I4 = 1µA, I5 =  2µA, I6 = 1µA Green-circle: I4 = 1.5µA, I5 =  3µA, I6 = 1.5µA
(c) Blue-cross: V 4 = 1.65V, V 5 =  5V, V 6 = 1.65V Green-circle: V 4 = 1.65V, V 5 =  10V, V 6 = 1.65V
(d) Blue-cross: V 4 = 1.65V, V 5 =  5V, V 6 = 1.65V Green-circle: V 4 = 1.65V, V 5 =  10V, V 6 = 1.65V
Figure 5.19.: Voltage potentials along the line at X=-2400µm for field shaping in CMS ((a),(b)) and VMS ((c),(d))
with changing amplitudes on planes at 100µm ((a),(c)) and 10µm ((b),(d))
It is shown that VMS and CMS have similar voltage field shapes when observed from
a plane that is the same distance from the electrodes (Fig. 5.19). Both have a change on
the dynamic range of the voltage field. But for CMS, the increased sinking current on
electrode 5 has to be compensated by increasing the sourcing currents on electrodes 4 and
6. For VMS, the voltage potential on electrode 4 and 6 can remain the same. This allows
independent control on each electrode voltage during VMS.
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5.5. Conclusion and Future Work
This chapter has investigated the eﬀects of basic field shaping in a uniform MEA towards
increasing the spatial resolution of neural stimulation. Both VMS and CMS have been
compared alongside by varying various parameters such as electrode pitch, multipolar con-
figuration, observation height and stimulus amplitude. It is intended that these stimulation
protocols can be later configured using the application-specific integrated circuit (ASIC)
designed in Chapter 4.
The results indicate that both current and voltage field shaping can be achieved at a
certain distance away from the electrode. The findings are summarised below.
• Stimulation modalities Both CMS and VMS can shape the voltage field using
more than one electrode. The fundamental physics behind these results is voltage
superposition.
• Distance to the electrodes The shift in voltage peak increases with distance. How-
ever, the longer the distance, the less likely a neuron will be stimulated.
• Number of active electrodes More electrodes can provide more spatial controlla-
bility at a cost of more complex stimulation protocol and less stimulation resolution
if the pitch is not changed.
• Pitch of electrode array The voltage field gets more confined with a finer pitch.
For CMS, the dynamic range of the voltage field decreases as well, but it remains the
same for VMS.
• Stimulation amplitude The dynamic range of the voltage field will increase. For
CMS, the increased value must be compensated by recycling an equal sum of current
from other electrodes.
In the presented work, the conclusion is that the voltage field can be shaped. However,
the voltage field that has been obtained was not imported to NEURONr for evaluation of
the activation volume as suggested by [9]. This is certainly an area for further work. It
would also be beneficial to compare simulation results with in-vitro/in-vivo measurement.
However, this requires constructing a recording platform which can be observed at microm-
eter scale to sample the voltage between electrodes on MEA. Moreover, a method needs to
be found for field shaping using charge mode stimulation (QMS) as there is limited temporal
control on this method which makes synchronisation hard to achieve.
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6. Conclusion
This thesis has developed methods and circuits for neural stimulation. It is intended these
will be applied specifically to intraspinal microstimulation (ISMS). Even with a very limited
number of stimulation channels, relatively good control on muscle activation has already
been demonstrated by other researches. Furthermore, ISMS has been shown to provide
a more graded control of muscle force in addition to fatigue resistance compared to the
spinal cord and peripheral nerve stimulation methods (e.g. epidural and direct muscle
stimulation). This work aims to provide a platform for neuroscientists to further exploit
these benefits.
Chapter 2 introduces the basic knowledge which explains how electrical neural stimula-
tion is able to innervate a muscle. It also compares three diﬀerent modalities for electric
neural stimulation (ENS) and highlights the engineering considerations for designing an
ENS system. Based on these requirements, the state-of-the-art ENS systems are reviewed.
The problem of stimulus spread and the potential methods is also introduced in the end.
6.1. Original Contributions
This thesis has made original contributions in 3 key areas: (1) a novel charge-metering
method and circuit for voltage mode stimulation (VMS); (2) a multipolar, multichannel
reconfigurable architecture and integrated circuit for investigating advanced stimulation
strategies; and (3) establishing the eﬀect of varying stimulus and configuration parameters
within a uniform, multipolar electrode array by simulation.
Chapter 3 has proposed a new method and circuit for voltage mode stimulation based
on charge metering. This uses a small, integrated capacitor that is charged and discharged
rapidly to monitor the overall charge delivery and thus ensuring safety. This can achieve
VMS and also charge mode stimulation (QMS) within a compact silicon footprint requir-
ing only small integrated capacitors, a comparator and digital logic. This is the first fully
integrated circuit that can provide QMS-based charge delivery. The integrated circuit reali-
sation has been validated through circuit simulation, measured results (both using a lumped
RC model and saline solution) and experimentally (ex-vivo).
Chapter 4 has detailed a novel architecture for a multi-channel stimulator that can provide
a user-defined multipolar stimulus using either current mode stimulation (CMS), VMS or
QMS. The system is based on a scalable channel architecture that each contains a stimulus
generation circuit and finite state machine (FSM). Each channel contains an independent
DAC that can be used to generate an arbitrary waveform for CMS and VMS. The method
proposed in chapter 3 has been adapted to provide QMS by using the unit capacitance to
generate the stimulus rather than metering the delivery. The system uses a custom protocol
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interpreted by a central FSM that receives stimulus commands from an external device.
This allows channels to be independently configured and triggered in synchronisation. This
system has been validated through circuit simulations and measured results. However, in
the first and only tapeout, some functions of the design (including VMS, self calibration,
active charge balancing and multipolar stimulation) cannot be tested correctly because of
mistakes made at design time as mentioned in Chapter 4.
Chapter 5 has investigated the eﬀect of using multipolar stimulation strategies with a
uniform multi electrode array. Through computational simulations, the eﬀect on the poten-
tial field was established and compared for compared between CMS and VMS. The study
focused on the design of stimulation strategies given an available electrode geometry rather
than the electrode design itself. Within the results reported, the eﬀects of varying param-
eters such as electrode pitch, distance from the target, stimulus magnitude and electrode
configuration were established. Preliminary COMSOLr results show that advanced mul-
tipolar strategies can be used to reshape the potential field which can lead to improved
spatial resolution in stimulation.
6.2. Recommendations for Future Work
For the technical contributions described in this thesis, the specific improvements and re-
lated further work are presented at the end of each chapter. There are also some flaws in
the design that need to be fixed in future tapeouts. This section is thus focused on possible
future directions towards a useful spinal cord injury (SCI) therapy.
The catastrophic impact caused by SCI is that the neural connections are broken and
cannot be eﬀectively re-established. Apart from the site of injury, other parts of the spinal
cord would typically remain functionally intact. However, without supraspinal control, the
spinal cord below the injury site would develop spasticity and spasms and causes muscle
atrophy in the future.
Although a stimulating system can be used in open loop to help restore lost function
and prevent muscle atrophy, this is a sub-optimal solution. The system can be integrated
with a neural recording subsystem to provide the possibility of building a neural bridge by
bypassing the site of injury. Although there remain several challenges (for example, spatial
resolution in stimulation), a prototype system with several channels that have been carefully
selected could result in a therapeutic benefit.
The recording site could also be integrated more locally to the stimulation target such
that it can monitor the stimulation eﬃcacy. Such close-loop stimulation can be used to tune
stimulus parameters towards a near optimal level. In addition to potentially prolonging
electrode (and battery) lifetime, it can dynamically adjust these parameters over chronic
use and provide increased robustness. Other complex signal processing can be used to
generate stimulation pattern based on the analysis result of the recorded signal so that an
artificial reflex arc may be built to replace the impaired one. However, the close proximity
between recording and stimulation would raise the problem of stimulation artefact.
To tackle this issue of stimulus artefact and selectivity, there are two approaches that can
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be employed. More directly, a computational model together with an appropriate front-end
could be applied in order to “filter” out the artefact. Alternatively, diﬀerent stimulation and
recording modalities could be combined such that the underlying mechanisms are decoupled.
For example, optogenetics (for either stimulation or recording) could be combined with
electrical techniques. This would allow concurrent stimulation and recording – perhaps
even direct feedback to adjust each stimulus pulse in real-time.
6.3. Concluding Remarks
ENS is an important method for interfacing to the nervous system. This has already been
successfully used in improving the quality of life for individuals suﬀering from hearing loss
(cochlear implant), chronic pain (transcutaneous electrical nerve stimulation) and Parkin-
son’s diseases (deep brain stimulation (DBS)). Although there exist several emerging meth-
ods claiming benefits over ENS, this is still the most widely used. This is for the following
reasons: first and foremost, the track record of having been used eﬀectively and safely places
alternative methods under increased scrutiny. Secondly, very few emerging methods have
shown the sub-millisecond response time that is achievable with ENS.
ISMS is still a neurotechnology in its infancy. Experimental neuroscience has recently
reported encouraging results demonstrating the opportunities. However, key advances will
inevitably require multidisciplinary eﬀorts in electrode design, materials technology, bio-
compatible and robust packaging, microsurgery for precise implantation, neuroscience, and
of course electronic design.
The work reported in this thesis tackles only a very small portion of the bigger question:
how the electronic design can be used to improve stimulation selectively in partial isolation
of the previously mentioned disciplines. This will in the first instance, be useful as a research
tool for the neural engineering community. It will only be after such methods are applied
that we will know what is possible.
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A. Appendices
A.1. Neural signal recording system used in ex-vivo testing
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A.2. Verilog Code Listing for Multichannel Stimulator
Listing A.1: Serial in parallel output
1 module SIPO(clk ,rst ,we,data_in ,data_out ,de,sec);
2
3 input clk;
4 input rst;
5 input data_in;
6 input we;
7
8 output reg [20:0] data_out;
9 output reg de ,sec;
10 reg inv_clk;
11
12 reg [26:0] tmp_in;
13 reg [20:0] tmp_out;
14 reg [4:0] index;
15 reg [5:0] synd;
16 reg data_ready;
17
18 always @(clk) begin
19 inv_clk = ~clk;
20 end
21
22 always @(negedge inv_clk or negedge rst) begin
23 if (!rst) begin
24 // reset
25 tmp_in <= 27’ b000_0000_0000_0000_0000_00_00000_0;
26 index <= 5’b00000;
27 data_ready <= 1’b0;
28 data_out <= 21’ b1_0000_0000_0000_0000_0000;
29 sec <= 1’b0;
30 de <= 1’b0;
31
32 end
33 else begin
34 if (we && !data_ready) begin
35 tmp_in[index] <= data_in;
36 if (index == 5’b11010) begin
37 index <= 5’b00000;
38 data_ready <= 1’b1;
39 end else begin
40 index <= index + 5’b00001;
41 end
42 end
43 else if (data_ready) begin
44 data_out <= tmp_out;
45 if (synd==6’ b000000) begin
46 //no error;
47 sec <= 1’b0;
48 de <= 1’b0;
49
50 end
51 else if (synd [5]==1 ’b1) begin
52 // single error corrected. Odd errors is causing problem!
53 sec <=1’b1;
54 de <= 1’b0;
55 end
56 else if ((synd [5]==1 ’b0) && (synd [4:0]!=5 ’ b00000)) begin
57 sec <= 1’b1;
58 de <= 1’b0;
59 end
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60 data_ready <= 1’b0;
61 end else begin
62 data_out <= 21’ b1_0000_0000_0000_0000_0000;
63 end
64 end
65 end
66
67 always @(tmp_in ,data_ready) begin
68
69 synd [0] = ^( tmp_in & 27’ b010_1010_1011_0101_0110_11_0_00001);
70 synd [1] = ^( tmp_in & 27’ b100_1100_1101_1001_1011_01_0_00010);
71 synd [2] = ^( tmp_in & 27’ b000_1111_0001_1110_0011_10_0_00100);
72 synd [3] = ^( tmp_in & 27’ b111_0000_0001_1111_1100_00_0_01000);
73 synd [4] = ^( tmp_in & 27’ b111_1111_1110_0000_0000_00_0_10000);
74 synd [5] = ^( tmp_in);
75
76 tmp_out = tmp_in [26:6];
77
78 if (data_ready && synd [5]==1 ’b1) begin
79 case (synd [4:0])
80 5’b11010: tmp_out [20]=~ tmp_out [20];
81 5’b11001: tmp_out [19]=~ tmp_out [19];
82 5’b11000: tmp_out [18]=~ tmp_out [18];
83 5’b10111: tmp_out [17]=~ tmp_out [17];
84 5’b10110: tmp_out [16]=~ tmp_out [16];
85 5’b10101: tmp_out [15]=~ tmp_out [15];
86 5’b10100: tmp_out [14]=~ tmp_out [14];
87 5’b10011: tmp_out [13]=~ tmp_out [13];
88 5’b10010: tmp_out [12]=~ tmp_out [12];
89 5’b10001: tmp_out [11]=~ tmp_out [11];
90 5’b01111: tmp_out [10]=~ tmp_out [10];
91 5’b01110: tmp_out [9]=~ tmp_out [9];
92 5’b01101: tmp_out [8]=~ tmp_out [8];
93 5’b01100: tmp_out [7]=~ tmp_out [7];
94 5’b01011: tmp_out [6]=~ tmp_out [6];
95 5’b01010: tmp_out [5]=~ tmp_out [5];
96 5’b01001: tmp_out [4]=~ tmp_out [4];
97 5’b00111: tmp_out [3]=~ tmp_out [3];
98 5’b00110: tmp_out [2]=~ tmp_out [2];
99 5’b00101: tmp_out [1]=~ tmp_out [1];
100 5’b00011: tmp_out [0]=~ tmp_out [0];
101 endcase
102 end else begin
103 tmp_out = 21’ b1_0000_0000_0000_0000_0000;
104 end
105 end
106 endmodule
Listing A.2: Individial channel control FSM
1 module channel_fsm(clk ,rst ,cdi ,addr ,addr_set ,data_in ,stim_finish ,
memory_ergodic ,data_out ,data_check ,errflag ,read_setup ,stim_mode ,
rst_stim ,stim_ready ,data_ready ,set_charge ,calibration ,cal_done ,
lowz_state ,set_cal);
2
3 input clk ,rst;
4 input cdi;
5 input [3:0] addr ,addr_set;
6 input [15:0] data_in;
7 output reg errflag;
8 output reg lowz_state;
9
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10
11 input stim_finish ,stim_ready ,cal_done;
12 output reg [2:0] stim_mode;
13 output reg read_setup ,set_charge ,set_cal;
14 output reg rst_stim , calibration;
15
16 input memory_ergodic;
17 reg reg_mem_ergodic;
18 output data_check ,data_ready;
19 output reg [15:0] data_out;
20 reg data_check ,data_ready;
21
22 reg channel_set;
23 reg ch_selected;
24 reg [2:0] tmp_stim_mode;
25 reg data_ready_gen;
26
27
28
29 // Channel Identifier
30 reg [15:0] CHID;
31 //state variables
32 parameter RESET=4’b0000 ,IDLE=4’b0001 ,STIM=4’b0011 ,LowZ=4’b0010 ,ERR=4’
b0110 ,PRGWAV=4’b0100 ,PRGTIM=4’b0101 ,PRGCHG=4’b0111 ,CAL=4’b1000 ,
PRGCAL=4’b1001;
33 // stimulation modes;
34 parameter I_STIM=3’b001 , V_STIM=3’b010 , C_STIM=3’b011 ,I_STIM_a=3’b101 ,
V_STIM_a=3’b110 ,C_STIM_a=3’b111;
35 // command codes
36 parameter c_START=4’b1100 ,c_STOP=4’b1101 ,c_RESET=4’b1111 ,c_LowZ=4’
b1110 ,c_CAL=4’b1000 ,c_I_STIM=4’b1001 ,c_V_STIM=4’b1010 ,c_C_STIM=4’
b1011 ,c_I_STIM_a =4’b0101 ,c_V_STIM_a =4’b0110 ,c_C_STIM_a =4’b0111;
37
38 reg [3:0] state ,next_state;
39
40 always @(addr_set) begin
41 // convert binary channel ID to one -hot channel ID.
42 case(addr_set)
43 4’b0000: CHID=16’ b0000000000000001;
44 4’b0001: CHID=16’ b0000000000000010;
45 4’b0010: CHID=16’ b0000000000000100;
46 4’b0011: CHID=16’ b0000000000001000;
47 4’b0100: CHID=16’ b0000000000010000;
48 4’b0101: CHID=16’ b0000000000100000;
49 4’b0110: CHID=16’ b0000000001000000;
50 4’b0111: CHID=16’ b0000000010000000;
51 4’b1000: CHID=16’ b0000000100000000;
52 4’b1001: CHID=16’ b0000001000000000;
53 4’b1010: CHID=16’ b0000010000000000;
54 4’b1011: CHID=16’ b0000100000000000;
55 4’b1100: CHID=16’ b0001000000000000;
56 4’b1101: CHID=16’ b0010000000000000;
57 4’b1110: CHID=16’ b0100000000000000;
58 4’b1111: CHID=16’ b1000000000000000;
59 default: CHID=16’ h0000;
60 endcase
61 end
62
63
64 // sequential logic , synchronous state transfer
65 always @(posedge clk or negedge rst)
66 begin
67 if (!rst) begin // reset is hard reset!
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68 state <= RESET;
69 tmp_stim_mode <= 3’b000;
70 end else begin
71 //state transfer
72 state <= next_state;
73 if (state==IDLE && (cdi==1’b1) && (data_in & CHID)==CHID)
begin
74 case (addr)
75 c_I_STIM: begin
76 if (stim_ready) begin
77 tmp_stim_mode <= I_STIM;
78 end else begin
79 tmp_stim_mode <=3’b000;
80 end
81 end
82 c_V_STIM: begin
83 if (stim_ready) begin
84 tmp_stim_mode <= V_STIM;
85 end else begin
86 tmp_stim_mode <=3’b000;
87 end
88 end
89 c_C_STIM: begin
90 if (stim_ready) begin
91 tmp_stim_mode <= C_STIM;
92 end else begin
93 tmp_stim_mode <=3’b000;
94 end
95 end
96 c_I_STIM_a: begin
97 if (stim_ready) begin
98 tmp_stim_mode <= I_STIM_a;
99 end else begin
100 tmp_stim_mode <=3’b000;
101 end
102 end
103 c_V_STIM_a: begin
104 if (stim_ready) begin
105 tmp_stim_mode <= V_STIM_a;
106 end else begin
107 tmp_stim_mode <=3’b000;
108 end
109 end
110 c_C_STIM_a: begin
111 if (stim_ready) begin
112 tmp_stim_mode <= C_STIM_a;
113 end else begin
114 tmp_stim_mode <=3’b000;
115 end
116 end
117 endcase
118 end
119 end
120 end
121
122
123 always @(cdi ,data_in ,CHID ,addr_set ,addr) begin
124 if (((cdi==1’b1) && (( data_in & CHID)==CHID)) || ((cdi==1’b0)
&& (addr== addr_set))) begin
125 ch_selected = 1’b1;
126 end else begin
127 ch_selected = 1’b0;
128 end
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129 end
130
131 always @(posedge clk or negedge rst) begin
132 if (!rst) begin
133 // reset
134 reg_mem_ergodic <= 1’b0;
135 end
136 else begin
137 reg_mem_ergodic <= memory_ergodic;
138 end
139 end
140
141 // combination logic , determine the next state
142 always @(state ,cdi ,addr ,data_in ,channel_set ,reg_mem_ergodic ,stim_ready
,tmp_stim_mode [1:0] , stim_finish ,CHID ,errflag ,cal_done ,set_charge ,
read_setup ,set_cal)
143 begin
144 if ((cdi==1’b1) && (addr== c_RESET) && (( data_in & CHID)==CHID))
begin // soft reset can be triggered within any state
145 next_state=RESET;
146 end else begin
147 case (state)
148 IDLE: begin
149 if ((cdi==1’b1) && (( data_in & CHID)==CHID) && !
errflag) begin
150 case (addr)
151 c_START: begin
152 if (channel_set ==1’b1 && stim_ready) begin
153 next_state=STIM; //only start stimulation
when the channel is properly set.
154 end else begin
155 next_state=IDLE;
156 end
157 end
158 c_STOP: begin
159 next_state=IDLE;
160 end
161 c_LowZ: begin
162 next_state=LowZ;
163 end
164 c_RESET: begin
165 next_state=RESET;
166 end
167 c_CAL: begin
168 next_state=PRGCAL;
169 end
170 c_I_STIM: begin
171 if (stim_ready) begin
172 next_state=PRGWAV;
173 end else begin
174 next_state=IDLE;
175 end
176 end
177 c_V_STIM: begin
178 if (stim_ready) begin
179 next_state=PRGWAV;
180 end else begin
181 next_state=IDLE;
182 end
183 end
184 c_C_STIM: begin
185 if (stim_ready) begin
186 next_state=PRGCHG;
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187 end else begin
188 next_state=IDLE;
189 end
190 end
191 c_I_STIM_a: begin
192 if (stim_ready) begin
193 next_state=PRGWAV;
194 end else begin
195 next_state=IDLE;
196 end
197 end
198 c_V_STIM_a: begin
199 if (stim_ready) begin
200 next_state=PRGWAV;
201 end else begin
202 next_state=IDLE;
203 end
204 end
205 c_C_STIM_a: begin
206 if (stim_ready) begin
207 next_state=PRGCHG;
208 end else begin
209 next_state=IDLE;
210 end
211 end
212 default: next_state=ERR;
213 endcase
214 end else begin
215 next_state = IDLE;
216 end
217 end
218 STIM: begin
219 if (((cdi==1’b1) && (( data_in & CHID)==CHID) && (addr
== c_STOP)) || (stim_finish ==1’b1)) begin
220 // only stop stimulation when a stop command is
received.
221 // OR stop stimulation when the the number of
stimulation reached set value
222 next_state=IDLE;
223 end else if (tmp_stim_mode [1:0]!=2 ’ b00 && stim_finish
==1’b0) begin
224 next_state=STIM; // otherwise , stay within the
current state.
225 end else begin
226 next_state=ERR;
227 end
228 end
229 LowZ: begin
230 if (((cdi==1’b1) && (( data_in & CHID)==CHID) && (addr
== c_STOP)) || (stim_finish ==1’b1)) begin
231 // only stop stimulation when a stop command is
received.
232 // OR stop stimulation when the the number of
stimulation reached set value
233 next_state=IDLE;
234 end else begin
235 next_state=LowZ;
236 end
237 end
238 RESET: next_state=IDLE;
239 CAL: begin
240 if (cal_done == 1’b0) begin
241 next_state = CAL;
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242 end else begin
243 next_state = IDLE;
244 end
245 end
246 PRGCAL: begin
247 if (set_cal == 1’b0) begin
248 next_state = PRGCAL;
249 end else begin
250 next_state = CAL;
251 end
252 end
253 PRGWAV: begin
254 if (reg_mem_ergodic ==1’b1) begin
255 next_state=PRGTIM;
256 end else begin
257 next_state=PRGWAV;
258 end
259 end
260 PRGCHG: begin
261 if (set_charge) begin
262 next_state=PRGTIM;
263 end else begin
264 next_state=PRGCHG;
265 end
266 end
267 PRGTIM: begin
268 if (read_setup) begin
269 next_state=IDLE;
270 end else begin
271 next_state=PRGTIM;
272 end
273 end
274 ERR: next_state=IDLE;
275 default: next_state=ERR;
276 endcase
277 end
278 end
279
280 always @(posedge clk or negedge rst) // sequential logic , determine the
outputs
281 begin
282 if (!rst) begin
283 // hard reset all the outputs
284 data_out <=16’ h0000;
285 data_check <= 1’b0;
286 errflag <= 1’b0;
287 set_charge <= 1’b0;
288 read_setup <= 1’b0;
289 channel_set <= 1’b0;
290 rst_stim <= 1’b1;
291 data_ready <=1’b0;
292 stim_mode <= 3’b000;
293 calibration <= 1’b0;
294 lowz_state <= 1’b0;
295 set_cal <= 1’b0;
296 end else begin
297 case (state)
298 IDLE:begin
299 data_out <= 16’h0000;
300 set_charge <= 1’b0;
301 read_setup <= 1’b0;
302 rst_stim <= 1’b1;
303 data_ready <=1’b0;
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304 stim_mode <= 3’b000;
305 calibration <= 1’b0;
306 lowz_state <= 1’b0;
307 end
308 STIM: begin
309 data_out <=16’h0000; //High -Z state
310 stim_mode <= tmp_stim_mode;
311 calibration <= 1’b0;
312 lowz_state <= 1’b0;
313 case (tmp_stim_mode)
314 I_STIM: begin
315 set_charge <= 1’b0;
316 read_setup <= 1’b0;
317 rst_stim <= 1’b1;
318 data_ready <=1’b0;
319 end
320 V_STIM: begin
321 set_charge <= 1’b0;
322 read_setup <= 1’b0;
323 rst_stim <= 1’b1;
324 data_ready <=1’b0;
325 end
326 C_STIM: begin
327 set_charge <= 1’b0;
328 read_setup <= 1’b0;
329 rst_stim <= 1’b1;
330 data_ready <=1’b0;
331 end
332 I_STIM_a: begin
333 set_charge <= 1’b0;
334 read_setup <= 1’b0;
335 rst_stim <= 1’b1;
336 data_ready <=1’b0;
337 end
338 V_STIM_a: begin
339 set_charge <= 1’b0;
340 read_setup <= 1’b0;
341 rst_stim <= 1’b1;
342 data_ready <=1’b0;
343 end
344 C_STIM_a: begin
345 set_charge <= 1’b0;
346 read_setup <= 1’b0;
347 rst_stim <= 1’b1;
348 data_ready <= 1’b0;
349 end
350 endcase
351 end
352 LowZ: begin
353 data_check <= 1’b1;
354 set_charge <= 1’b0;
355 read_setup <= 1’b0;
356 rst_stim <= 1’b1;
357 data_ready <=1’b0;
358 stim_mode <= 3’b000;
359 calibration <= 1’b0;
360 lowz_state <= 1’b1;
361 end
362 CAL: begin
363 calibration <= 1’b1;
364 lowz_state <= 1’b0;
365 end
366 RESET: begin
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367 // hard reset all the outputs
368 data_out <=16’ h0000;
369 data_check <=1’b0;
370 errflag <=1’b0;
371 set_charge <= 1’b0;
372 read_setup <= 1’b0;
373 channel_set <= 1’b0;
374 rst_stim <= 1’b0;
375 data_ready <=1’b0;
376 stim_mode <=3’b000;
377 calibration <= 1’b0;
378 lowz_state <= 1’b1;
379 end
380 ERR: begin
381 errflag <= 1’b1;
382 end
383 PRGWAV: begin
384 data_check <= 1’b0;
385 data_out <= data_in;
386 read_setup <= 1’b0;
387 set_charge <= 1’b0;
388 rst_stim <= 1’b1;
389 if (ch_selected) begin
390 data_ready <= 1’b1;
391 end else begin
392 data_ready <= 1’b0;
393 end
394 calibration <= 1’b0;
395 lowz_state <= 1’b0;
396 end
397 PRGCAL: begin
398 data_check <= 1’b0;
399 data_out <= data_in;
400 read_setup <= 1’b0;
401 if (ch_selected && !set_cal) begin
402 set_cal <= 1’b1;
403 end else begin
404 set_cal <= 1’b0;
405 end
406 rst_stim <= 1’b1;
407 data_ready <= 1’b0;
408 calibration <= 1’b0;
409 lowz_state <= 1’b0;
410 end
411 PRGCHG: begin
412 data_check <= 1’b0;
413 data_out <= data_in;
414 read_setup <= 1’b0;
415 if (ch_selected && !set_charge) begin
416 set_charge <= 1’b1;
417 end else begin
418 set_charge <= 1’b0;
419 end
420 rst_stim <= 1’b1;
421 data_ready <=1’b0;
422 calibration <= 1’b0;
423 lowz_state <= 1’b0;
424 // active_chg_bal <= 1’b0;
425 end
426 PRGTIM: begin
427 data_check <= 1’b0;
428 if (ch_selected && !read_setup) begin
429 read_setup <= 1’b1;
142
430 end else begin
431 read_setup <= 1’b0;
432 end // generate a pulse on read_setup for other stimulation
FSMs to get the timing setup.
433 channel_set <= 1’b1;
434 data_out <= data_in;
435 set_charge <= 1’b0;
436 rst_stim <= 1’b1;
437 data_ready <=1’b0;
438 calibration <= 1’b0;
439 lowz_state <= 1’b0;
440 end
441 endcase
442
443 end
444 end
445 endmodule
Listing A.3: Stimulation control FSM
1 module ivc_fsm(stim_mode_in ,read_setup ,stim_finish ,stim_ready ,data_in ,
setup_in ,waveform ,waveform_n ,neg_stim ,neg_x1 ,neg_x2 ,pos_stim ,pos_x1 ,
pos_x2 ,p_chg_balance ,n_chg_balance ,rst ,clk ,set_charge ,C1_Charge ,
Inv_C1_Chg , C1_Stim , Inv_C1_Stim ,C2_Charge , Inv_C2_Chg , C2_Stim ,
Inv_C2_Stim ,Voltage_Sel , Inv_Vol_Sel ,Charge_Sel , Inv_Chg_Sel ,Cmp_C1 ,
Cmp_C2 ,addr ,calibration ,cal_data ,out_cal_done ,Pos_CSTIM ,Neg_CSTIM ,
Short_Sel ,Inv_Shrt_Sel ,errflag ,one_cycle_end ,cal_err ,Sample_Sel ,
Inv_Sample_Sel ,inv_neg_stim ,inv_pos_stim ,inv_neg_x1 ,inv_pos_x1 ,
inv_neg_x2 ,inv_pos_x2 ,Current_mode ,Inv_Cur_mode ,Voltage_mode ,
Inv_Vol_mode ,Charge_mode ,Inv_Chg_mode ,Cal_mode ,Inv_Cal_mode ,
Current_Mux ,Inv_Cur_Mux ,Voltage_Mux ,Inv_Vol_Mux ,Charge_Mux ,Inv_Chg_Mux
, Channel_on , Inv_Channel_on ,lowz_state ,set_cal);
2 // interface to Channel FSM
3 input set_charge ,set_cal;
4 input read_setup; // read timing info
5 input calibration;
6 input lowz_state;
7 input [2:0] stim_mode_in;
8 output reg stim_finish ,stim_ready;
9 output reg out_cal_done;
10 reg cal_done;
11 output reg errflag;
12
13 // interface to RAM
14 input [15:0] data_in;
15 input [15:0] setup_in;
16 input one_cycle_end;
17 output reg [3:0] addr;
18
19 // power control
20 output reg Current_mode ,Inv_Cur_mode ,Voltage_mode ,Inv_Vol_mode ,
Charge_mode ,Inv_Chg_mode ,Cal_mode ,Inv_Cal_mode;
21 // Mux control
22 output reg Current_Mux ,Inv_Cur_Mux ,Voltage_Mux ,Inv_Vol_Mux ,Charge_Mux ,
Inv_Chg_Mux;
23 output reg Channel_on , Inv_Channel_on;
24
25 // interface to DAC
26 output reg [4:0] waveform ,waveform_n;
27 output reg neg_stim , pos_stim ,neg_x1 ,pos_x1 ,neg_x2 ,pos_x2; // neg_stim
is high active , pos_stim is low active.
28 output reg inv_neg_stim ,inv_pos_stim ,inv_neg_x1 ,inv_pos_x1 ,inv_neg_x2 ,
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inv_pos_x2;
29
30 // interface to active charge balancing
31 input p_chg_balance , n_chg_balance;
32 // output check_balance;
33 wire chg_balance;
34
35 assign chg_balance = p_chg_balance & n_chg_balance;
36
37 // interface to charge sensing
38 input Cmp_C1 , Cmp_C2;
39 output reg C1_Charge , Inv_C1_Chg , C1_Stim , Inv_C1_Stim;
40 output reg C2_Charge , Inv_C2_Chg , C2_Stim , Inv_C2_Stim;
41 output reg Pos_CSTIM ,Neg_CSTIM;
42 wire charge_clk;
43
44 // interface to DAC mux
45 output reg Voltage_Sel , Inv_Vol_Sel;
46 output reg Charge_Sel , Inv_Chg_Sel;
47
48 // switch control signals
49 output reg Short_Sel , Inv_Shrt_Sel;
50 output reg Sample_Sel , Inv_Sample_Sel;
51
52 // interface to 3 window comparators for calibration threshold votlage
53 input [5:0] cal_data;
54 output reg cal_err;
55 reg data_ready ,dly_Cmp_C1;
56
57 // internal variables
58 reg [2:0] state , next_state;
59 reg token_IDLE ,token_STIM ,token_SHORT ,token_ERR ,token_IPD ,token_CSTIM ,
token_PCAL ,token_NCAL;
60 reg cycle_finish , charge_finish , delay_finish , waveform_finish;
61 reg [7:0] dur_cnt;
62 reg [5:0] short_cnt;
63 reg [9:0] rpt_cnt;
64 reg [13:0] charge_cnt;
65 reg [7:0] duration;
66 reg [1:0] delay_cnt;
67
68 reg [9:0] rpt_number;
69 reg [5:0] short_length;
70 reg [2:0] reg_stim_mode;
71 wire [2:0] stim_mode;
72 reg [1:0] ipd_duration;
73 reg [13:0] target_charge;
74
75 reg vth_saved;
76
77 reg [7:0] clk_cnt;
78 reg threshold_ready , dur_finish;
79
80
81 reg [5:0] p_threshold ,n_threshold;
82 reg send_charge;
83 reg p_cal_done , n_cal_done , sampled , ovfl_status , ideal_status;
84
85 wire enable;
86
87 input rst;
88 input clk; //1 MHz , used for waveform generation.
89
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90 assign charge_clk = Cmp_C1 | Cmp_C2;
91
92 // state variables
93 parameter [2:0] IDLE=3’b000 , STIM=3’b010 , SHORT=3’b011 , ERR=3’b001 ,
IPD=3’b110 , CSTIM=3’b111 , P_CAL=3’b100 , N_CAL=3’b101;
94
95 // starts read out the data from the RAM
96 assign enable = stim_mode_in [1] | stim_mode_in [0];
97
98 // //////////////////////////////////////////////////////////////
99 // State Transfer Control
100 // //////////////////////////////////////////////////////////////
101
102 always @(posedge clk or negedge rst) begin
103 if (!rst) begin
104 // rst
105 state <= IDLE;
106 end
107 else begin
108 state <= next_state;
109 end
110 end
111
112 // //////////////////////////////////////////////////////////////
113 // END - State Transfer Control
114 // //////////////////////////////////////////////////////////////
115
116 // //////////////////////////////////////////////////////////////
117 // Calculate the next states
118 // //////////////////////////////////////////////////////////////
119
120 // determine next state
121 always @(state ,chg_balance ,stim_finish ,waveform_finish ,charge_finish ,
cycle_finish ,delay_finish ,enable ,calibration ,cal_done ,p_cal_done ,
n_cal_done ,errflag ,cal_err ,reg_stim_mode [1:0])
122 begin
123 case (state)
124 IDLE: begin
125 if (! errflag) begin
126 if (enable && !calibration) begin
127 next_state = STIM;
128 end else if (calibration && !cal_done) begin
129 next_state = N_CAL;
130 end else begin
131 next_state = IDLE;
132 end
133 end else begin
134 next_state = IDLE;
135 end
136 token_IDLE = 1’b1;
137 token_STIM = 1’b0;
138 token_SHORT = 1’b0;
139 token_ERR = 1’b0;
140 token_IPD = 1’b0;
141 token_CSTIM = 1’b0;
142 token_PCAL = 1’b0;
143 token_NCAL = 1’b0;
144 end
145 STIM: begin
146 if (waveform_finish && (reg_stim_mode [1:0]==2 ’ b10 ||
reg_stim_mode [1:0]==2 ’ b01)) begin
147 next_state = SHORT;
148 end else
145
149 if (charge_finish && reg_stim_mode [1:0]==2 ’ b11) begin
150 next_state = IPD;
151 end else begin
152 next_state = STIM;
153 end
154 token_IDLE = 1’b0;
155 token_STIM = 1’b1;
156 token_SHORT = 1’b0;
157 token_ERR = 1’b0;
158 token_IPD = 1’b0;
159 token_CSTIM = 1’b0;
160 token_PCAL = 1’b0;
161 token_NCAL = 1’b0;
162 end
163 SHORT: begin
164 if (calibration) begin
165 if (cycle_finish) begin
166 if (! p_cal_done) begin
167 next_state = P_CAL;
168 end
169 else if (cal_done) begin
170 next_state = IDLE;
171 end else begin
172 next_state = SHORT;
173 end
174 end
175 else begin
176 next_state = SHORT;
177 end
178 end
179 else if (cycle_finish && !enable && chg_balance) begin
180 next_state = IDLE;
181 end
182 else begin
183 if (cycle_finish) begin
184 if (chg_balance && (! stim_finish)) begin
185 // charge is balanced when the cycle finished , but
stimulation goes on
186 next_state = STIM;
187 end else if (chg_balance && stim_finish) begin
188 // charge is balanced when the cycle finished , as
well as the stimulation
189 next_state = IDLE;
190 end else if (! chg_balance) begin
191 // charge is NOT balanced when the cycle finished
192 next_state = ERR;
193 end else begin
194 next_state = SHORT;
195 end
196 end
197 else begin
198 next_state = SHORT;
199 end
200 end
201 token_IDLE = 1’b0;
202 token_STIM = 1’b0;
203 token_SHORT = 1’b1;
204 token_ERR = 1’b0;
205 token_IPD = 1’b0;
206 token_CSTIM = 1’b0;
207 token_PCAL = 1’b0;
208 token_NCAL = 1’b0;
209 end
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210 IPD: begin
211 if (delay_finish) begin
212 next_state = CSTIM;
213 end else if (! delay_finish) begin
214 next_state = IPD;
215 end else begin
216 next_state = ERR;
217 end
218 token_IDLE = 1’b0;
219 token_STIM = 1’b0;
220 token_SHORT = 1’b0;
221 token_ERR = 1’b0;
222 token_IPD = 1’b1;
223 token_CSTIM = 1’b0;
224 token_PCAL = 1’b0;
225 token_NCAL = 1’b0;
226 end
227 CSTIM: begin
228 if (charge_finish) begin
229 if (reg_stim_mode [1:0]==2 ’ b11) begin
230 next_state = SHORT;
231 end else begin
232 next_state = ERR;
233 end
234 end else begin
235 next_state = CSTIM;
236 end
237 token_IDLE = 1’b0;
238 token_STIM = 1’b0;
239 token_SHORT = 1’b0;
240 token_ERR = 1’b0;
241 token_IPD = 1’b0;
242 token_CSTIM = 1’b1;
243 token_PCAL = 1’b0;
244 token_NCAL = 1’b0;
245 end
246 ERR: begin
247 next_state = IDLE;
248 token_IDLE = 1’b0;
249 token_STIM = 1’b0;
250 token_SHORT = 1’b0;
251 token_ERR = 1’b1;
252 token_IPD = 1’b0;
253 token_CSTIM = 1’b0;
254 token_PCAL = 1’b0;
255 token_NCAL = 1’b0;
256 end
257 P_CAL: begin
258 // rebalancing the charge after calibration
259 if (! cal_err) begin
260 if (p_cal_done) begin
261 next_state = SHORT;
262 end
263 else begin
264 next_state = P_CAL;
265 end
266 end else begin
267 next_state = ERR;
268 end
269 token_IDLE = 1’b0;
270 token_STIM = 1’b0;
271 token_SHORT = 1’b0;
272 token_ERR = 1’b0;
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273 token_IPD = 1’b0;
274 token_CSTIM = 1’b0;
275 token_PCAL = 1’b1;
276 token_NCAL = 1’b0;
277 end
278 N_CAL: begin
279 // rebalancing the charge after calibration
280 if (! cal_err) begin
281 if (n_cal_done) begin
282 next_state = SHORT;
283 end
284 else begin
285 next_state = N_CAL;
286 end
287 end else begin
288 next_state = ERR;
289 end
290 token_IDLE = 1’b0;
291 token_STIM = 1’b0;
292 token_SHORT = 1’b0;
293 token_ERR = 1’b0;
294 token_IPD = 1’b0;
295 token_CSTIM = 1’b0;
296 token_PCAL = 1’b0;
297 token_NCAL = 1’b1;
298 end
299 default: begin
300 next_state = IDLE;
301 token_IDLE = 1’b0;
302 token_STIM = 1’b0;
303 token_SHORT = 1’b0;
304 token_ERR = 1’b0;
305 token_IPD = 1’b0;
306 token_CSTIM = 1’b0;
307 token_PCAL = 1’b0;
308 token_NCAL = 1’b0;
309 end
310 endcase
311 end
312
313 // //////////////////////////////////////////////////////////////
314 // END - Calculate the next state
315 // //////////////////////////////////////////////////////////////
316
317 // //////////////////////////////////////////////////////////////
318 // Generate Different Clock signals
319 // //////////////////////////////////////////////////////////////
320
321 always @(posedge clk or negedge rst)
322 begin : CLK_GEN //"Generate reference clock for shorting and inter
phase delay , 16us"
323 if (!rst) begin
324 // rst
325 clk_cnt <= 8’h00;
326 end
327 else if (token_SHORT || token_IPD) begin
328 if (clk_cnt != 8’b1111_1111) begin
329 clk_cnt <= clk_cnt + 8’h01;
330 end else begin
331 clk_cnt <= 8’h00;
332 end
333 end
334 else begin
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335 clk_cnt <= 8’h00;
336 end
337 end
338
339 // //////////////////////////////////////////////////////////////
340 // END - Generate Different Clock signals
341 // //////////////////////////////////////////////////////////////
342
343 // //////////////////////////////////////////////////////////////
344 // Read stimulation setup from the Channel FSM
345 // //////////////////////////////////////////////////////////////
346
347 reg time_saved ,charge_saved;
348
349 always @(posedge clk or negedge rst)
350 begin : SET_TIME //"Read timing setup"
351 if (!rst) begin
352 // rst
353 rpt_number <= 10’ b00_0000_0000;
354 short_length <= 6’b00_0000;
355 time_saved <= 1’b0;
356 end else
357 begin
358 if (! calibration && read_setup) begin
359 if (! time_saved) begin
360 rpt_number <= setup_in [15:6];
361 short_length <= setup_in [5:0];
362 time_saved <= 1’b1;
363 end
364 end
365 else if (calibration) begin
366 // setting the shorting phase for calibration.
367 // longest shorting duration is used.
368 rpt_number <= 10’ b00_0000_0000;
369 short_length <= 6’b111111;
370 time_saved <= 1’b0;
371 end else begin
372 time_saved <= 1’b0;
373 end
374 end
375 end
376
377 // read charge setup
378 always @(posedge clk or negedge rst)
379 begin : SET_CHG //"read charge setup"
380 if (!rst) begin
381 // rst
382 target_charge <= 14’h0000;
383 ipd_duration <= 2’b00;
384 charge_saved <= 1’b0;
385 end else
386 begin
387 if (set_charge) begin
388 if (! charge_saved) begin
389 target_charge <= setup_in [15:2];
390 ipd_duration <= setup_in [1:0];
391 charge_saved <= 1’b1;
392 end
393 end else begin
394 charge_saved <= 1’b0;
395 end
396 end
397 end
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398
399 // //////////////////////////////////////////////////////////////
400 // END - Read stimulation setup from the Channel FSM
401 // //////////////////////////////////////////////////////////////
402
403 // //////////////////////////////////////////////////////////////
404 // Generate control signals for stimulation (DAC and Mux)
405 // //////////////////////////////////////////////////////////////
406 reg last_one;
407
408 always @(posedge clk or negedge rst)
409 begin : OUTPUTS_DAC //"Generate the data feed for DAC"
410 if (!rst) begin
411 // rst
412 waveform_n <= 5’b00000;
413 waveform <= 5’b11111;
414 duration <= 8’h00;
415 addr <= 4’b0000;
416 threshold_ready <= 1’b0;
417 last_one <= 1’b0;
418 end
419 else begin
420 if (token_STIM && (reg_stim_mode [1:0]==2 ’ b10 || reg_stim_mode
[1:0]==2 ’ b01)) begin
421 if (dur_finish) begin
422 if (! last_one || one_cycle_end) begin
423 addr <= addr + 4’b0001;
424 end
425 waveform_n <= data_in [12:8];
426 waveform <= ~data_in [12:8];
427 duration <= data_in [7:0];
428 end
429
430 if (! one_cycle_end) begin
431 if (addr == 4’b1111 && dur_finish && !
waveform_finish) begin
432 last_one <= 1’b1;
433 end else if (waveform_finish) begin
434 last_one <= 1’b0;
435 end
436 end
437 else begin
438 if (addr == 4’b1110 && dur_finish && !
waveform_finish) begin
439 last_one <= 1’b1;
440 end
441 else if (waveform_finish) begin
442 last_one <= 1’b0;
443 end
444 end
445 end
446 else if ((( token_STIM || token_CSTIM || token_IPD) &&
reg_stim_mode [1:0]==2 ’ b11) || (token_NCAL || token_PCAL))
begin
447 if (token_STIM || token_NCAL) begin
448 waveform_n <= n_threshold [4:0];
449 waveform <= ~n_threshold [4:0];
450 end
451 else if (token_CSTIM || token_PCAL || token_IPD) begin
452 waveform_n <= p_threshold [4:0];
453 waveform <= ~p_threshold [4:0];
454 end
455 threshold_ready <= 1’b1;
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456 duration <= 8’h00;
457 end
458 else if (token_SHORT) begin
459 if (! p_chg_balance) begin
460 waveform_n <= p_threshold [4:0];
461 waveform <= ~p_threshold [4:0];
462 threshold_ready <= 1’b1;
463 end
464 else if (! n_chg_balance) begin
465 waveform_n <= n_threshold [4:0];
466 waveform <= ~n_threshold [4:0];
467 threshold_ready <= 1’b1;
468 end
469 else if (chg_balance) begin
470 if (calibration && n_cal_done && !p_cal_done) begin
471 waveform_n <= p_threshold [4:0];
472 waveform <= ~p_threshold [4:0];
473 threshold_ready <= 1’b0;
474 end
475 else if (reg_stim_mode [1:0]==2 ’ b11) begin
476 waveform_n <= n_threshold [4:0];
477 waveform <= ~n_threshold [4:0];
478 end
479 else begin
480 waveform_n <= 5’b00000;
481 waveform <= 5’b11111;
482 threshold_ready <= 1’b0;
483 end
484 end
485 duration <= 8’h00;
486 end
487 else begin
488 waveform_n <= 5’b00000;
489 waveform <= 5’b11111;
490 duration <= 8’h00;
491 threshold_ready <= 1’b0;
492 end
493 end
494 end
495
496 always @(posedge clk or negedge rst)
497 begin : OUTPUTS_WAV_DUR //"Controls the duration of each waveform"
498 if (!rst) begin
499 dur_cnt <= 8’h00;
500 end
501 else begin
502 if (token_STIM && (reg_stim_mode [1:0]==2 ’ b01 || reg_stim_mode
[1:0]==2 ’ b10)) begin
503 if (dur_cnt == duration) begin
504 dur_cnt <= 8’h00;
505 end
506 else begin
507 dur_cnt <= dur_cnt + 8’h01;
508 end
509 end else begin
510 dur_cnt <= 8’h00;
511 end
512 end
513 end
514
515 always @(dur_cnt ,duration ,last_one ,one_cycle_end) begin
516 if (dur_cnt == duration) begin
517 dur_finish = 1’b1;
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518 end else begin
519 dur_finish = 1’b0;
520 end
521 if (last_one) begin
522 if (( dur_cnt == (duration - 8’h01)) && !one_cycle_end) begin
523 waveform_finish = 1’b1;
524 end
525 else if (one_cycle_end && (dur_cnt == duration)) begin
526 waveform_finish = 1’b1;
527 end
528 else begin
529 waveform_finish = 1’b0;
530 end
531 end
532 else begin
533 waveform_finish = 1’b0;
534 end
535 end
536
537 always @(posedge clk or negedge rst)
538 begin : OUTPUTS_SWITCH //"scale and polarity control to DAC"
539 if (!rst) begin
540 neg_stim <= 1’b0;
541 neg_x1 <= 1’b0;
542 neg_x2 <= 1’b0;
543 pos_stim <= 1’b1;
544 pos_x1 <= 1’b1;
545 pos_x2 <= 1’b1;
546
547 inv_neg_stim <= 1’b1;
548 inv_neg_x1 <= 1’b1;
549 inv_neg_x2 <= 1’b1;
550 inv_pos_stim <= 1’b0;
551 inv_pos_x1 <= 1’b0;
552 inv_pos_x2 <= 1’b0;
553 end else
554 if (reg_stim_mode [1:0]!=2 ’ b11 && reg_stim_mode [1:0]!=2 ’ b00 &&
token_STIM) begin
555 case (data_in [14:13])
556 2’b00: begin // 1x stimulation
557 case (data_in [15])
558 1’b0: begin
559 neg_stim <= 1’b1;
560 neg_x1 <= 1’b0;
561 neg_x2 <= 1’b0;
562 pos_stim <= 1’b1;
563 pos_x1 <= 1’b1;
564 pos_x2 <= 1’b1;
565 inv_neg_stim <= 1’b0;
566 inv_neg_x1 <= 1’b1;
567 inv_neg_x2 <= 1’b1;
568 inv_pos_stim <= 1’b0;
569 inv_pos_x1 <= 1’b0;
570 inv_pos_x2 <= 1’b0;
571 end
572 1’b1: begin
573 neg_stim <= 1’b0;
574 neg_x1 <= 1’b0;
575 neg_x2 <= 1’b0;
576 pos_stim <= 1’b0;
577 pos_x1 <= 1’b1;
578 pos_x2 <= 1’b1;
579 inv_neg_stim <= 1’b1;
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580 inv_neg_x1 <= 1’b1;
581 inv_neg_x2 <= 1’b1;
582 inv_pos_stim <= 1’b1;
583 inv_pos_x1 <= 1’b0;
584 inv_pos_x2 <= 1’b0;
585 end
586 default: begin
587 neg_stim <= 1’b0;
588 neg_x1 <= 1’b0;
589 neg_x2 <= 1’b0;
590 pos_stim <= 1’b1;
591 pos_x1 <= 1’b1;
592 pos_x2 <= 1’b1;
593 inv_neg_stim <= 1’b1;
594 inv_neg_x1 <= 1’b1;
595 inv_neg_x2 <= 1’b1;
596 inv_pos_stim <= 1’b0;
597 inv_pos_x1 <= 1’b0;
598 inv_pos_x2 <= 1’b0;
599 end
600 endcase
601 end
602 2’b01: begin // 2x stimulation
603 case (data_in [15])
604 1’b0: begin
605 neg_stim <= 1’b1;
606 neg_x1 <= 1’b1;
607 neg_x2 <= 1’b0;
608 pos_stim <= 1’b1;
609 pos_x1 <= 1’b1;
610 pos_x2 <= 1’b1;
611 inv_neg_stim <= 1’b0;
612 inv_neg_x1 <= 1’b0;
613 inv_neg_x2 <= 1’b1;
614 inv_pos_stim <= 1’b0;
615 inv_pos_x1 <= 1’b0;
616 inv_pos_x2 <= 1’b0;
617 end
618 1’b1: begin
619 neg_stim <= 1’b0;
620 neg_x1 <= 1’b0;
621 neg_x2 <= 1’b0;
622 pos_stim <= 1’b0;
623 pos_x1 <= 1’b0;
624 pos_x2 <= 1’b1;
625 inv_neg_stim <= 1’b1;
626 inv_neg_x1 <= 1’b1;
627 inv_neg_x2 <= 1’b1;
628 inv_pos_stim <= 1’b1;
629 inv_pos_x1 <= 1’b1;
630 inv_pos_x2 <= 1’b0;
631 end
632 default: begin
633 neg_stim <= 1’b0;
634 neg_x1 <= 1’b0;
635 neg_x2 <= 1’b0;
636 pos_stim <= 1’b1;
637 pos_x1 <= 1’b1;
638 pos_x2 <= 1’b1;
639 inv_neg_stim <= 1’b1;
640 inv_neg_x1 <= 1’b1;
641 inv_neg_x2 <= 1’b1;
642 inv_pos_stim <= 1’b0;
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643 inv_pos_x1 <= 1’b0;
644 inv_pos_x2 <= 1’b0;
645 end
646 endcase
647 end
648 2’b10: begin // 3x stimulation
649 case (data_in [15])
650 1’b0: begin
651 neg_stim <= 1’b1;
652 neg_x1 <= 1’b0;
653 neg_x2 <= 1’b1;
654 pos_stim <= 1’b1;
655 pos_x1 <= 1’b1;
656 pos_x2 <= 1’b1;
657 inv_neg_stim <= 1’b0;
658 inv_neg_x1 <= 1’b1;
659 inv_neg_x2 <= 1’b0;
660 inv_pos_stim <= 1’b0;
661 inv_pos_x1 <= 1’b0;
662 inv_pos_x2 <= 1’b0;
663 end
664 1’b1: begin
665 neg_stim <= 1’b0;
666 neg_x1 <= 1’b0;
667 neg_x2 <= 1’b0;
668 pos_stim <= 1’b0;
669 pos_x1 <= 1’b1;
670 pos_x2 <= 1’b0;
671 inv_neg_stim <= 1’b1;
672 inv_neg_x1 <= 1’b1;
673 inv_neg_x2 <= 1’b1;
674 inv_pos_stim <= 1’b1;
675 inv_pos_x1 <= 1’b0;
676 inv_pos_x2 <= 1’b1;
677 end
678 default: begin
679 neg_stim <= 1’b0;
680 neg_x1 <= 1’b0;
681 neg_x2 <= 1’b0;
682 pos_stim <= 1’b1;
683 pos_x1 <= 1’b1;
684 pos_x2 <= 1’b1;
685 inv_neg_stim <= 1’b1;
686 inv_neg_x1 <= 1’b1;
687 inv_neg_x2 <= 1’b1;
688 inv_pos_stim <= 1’b0;
689 inv_pos_x1 <= 1’b0;
690 inv_pos_x2 <= 1’b0;
691 end
692 endcase
693 end
694 2’b11: begin // 4x stimulation
695 case (data_in [15])
696 1’b0: begin
697 neg_stim <= 1’b1;
698 neg_x1 <= 1’b1;
699 neg_x2 <= 1’b1;
700 pos_stim <= 1’b1;
701 pos_x1 <= 1’b1;
702 pos_x2 <= 1’b1;
703 inv_neg_stim <= 1’b0;
704 inv_neg_x1 <= 1’b0;
705 inv_neg_x2 <= 1’b0;
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706 inv_pos_stim <= 1’b0;
707 inv_pos_x1 <= 1’b0;
708 inv_pos_x2 <= 1’b0;
709 end
710 1’b1: begin
711 neg_stim <= 1’b0;
712 neg_x1 <= 1’b0;
713 neg_x2 <= 1’b0;
714 pos_stim <= 1’b0;
715 pos_x1 <= 1’b0;
716 pos_x2 <= 1’b0;
717 inv_neg_stim <= 1’b1;
718 inv_neg_x1 <= 1’b1;
719 inv_neg_x2 <= 1’b1;
720 inv_pos_stim <= 1’b1;
721 inv_pos_x1 <= 1’b1;
722 inv_pos_x2 <= 1’b1;
723 end
724 default: begin
725 neg_stim <= 1’b0;
726 neg_x1 <= 1’b0;
727 neg_x2 <= 1’b0;
728 pos_stim <= 1’b1;
729 pos_x1 <= 1’b1;
730 pos_x2 <= 1’b1;
731 inv_neg_stim <= 1’b1;
732 inv_neg_x1 <= 1’b1;
733 inv_neg_x2 <= 1’b1;
734 inv_pos_stim <= 1’b0;
735 inv_pos_x1 <= 1’b0;
736 inv_pos_x2 <= 1’b0;
737 end
738 endcase
739 end
740 default: begin // no stimulation
741 neg_stim <= 1’b0;
742 neg_x1 <= 1’b0;
743 neg_x2 <= 1’b0;
744 pos_stim <= 1’b1;
745 pos_x1 <= 1’b1;
746 pos_x2 <= 1’b1;
747 end
748 endcase
749 end else begin
750 neg_stim <= 1’b0;
751 neg_x1 <= 1’b0;
752 neg_x2 <= 1’b0;
753 pos_stim <= 1’b1;
754 pos_x1 <= 1’b1;
755 pos_x2 <= 1’b1;
756 inv_neg_stim <= 1’b1;
757 inv_neg_x1 <= 1’b1;
758 inv_neg_x2 <= 1’b1;
759 inv_pos_stim <= 1’b0;
760 inv_pos_x1 <= 1’b0;
761 inv_pos_x2 <= 1’b0;
762 end
763 end
764
765 // deliver charge during Charge stimulation
766
767 reg cstim_clk ,cstim_start ,cstim_on;
768
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769 always @(send_charge ,Cmp_C1 ,Cmp_C2 ,cstim_start ,cstim_on ,calibration ,
data_ready ,dly_Cmp_C1) begin
770 if (! calibration) begin
771 if (cstim_start && !cstim_on) begin
772 cstim_clk = 1’b1;
773 end
774 else if (! cstim_start) begin
775 cstim_clk = 1’b0;
776 end
777 else begin
778 cstim_clk = Cmp_C1 | Cmp_C2;
779 end
780 end
781 else begin
782 if (send_charge && !cstim_on) begin
783 cstim_clk = 1’b1;
784 end
785 else if (! send_charge) begin
786 cstim_clk = 1’b0;
787 end
788 else if (dly_Cmp_C1) begin
789 cstim_clk = data_ready;
790 end
791 else begin
792 cstim_clk = Cmp_C1;
793 end
794 end
795 end
796
797 always @(posedge clk or negedge rst) begin
798 if (!rst) begin
799 // reset
800 dly_Cmp_C1 <= 1’b0;
801 end
802 else begin
803 dly_Cmp_C1 <= Cmp_C1;
804 end
805 end
806
807 always @(posedge clk or negedge rst) begin
808 if (!rst) begin
809 // reset
810 cstim_start <= 1’b0;
811 end
812 else begin
813 if (Charge_Sel && !calibration) begin
814 cstim_start <= 1’b1;
815 end else begin
816 cstim_start <= 1’b0;
817 end
818 end
819 end
820
821 always @(posedge cstim_clk or negedge rst) begin
822 if (!rst) begin
823 // rst
824 C1_Charge <= 1’b1;
825 Inv_C1_Chg <= 1’b0;
826 C1_Stim <= 1’b0;
827 Inv_C1_Stim <=1’b1;
828 C2_Charge <= 1’b1;
829 Inv_C2_Chg <= 1’b0;
830 C2_Stim <= 1’b0;
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831 Inv_C2_Stim <=1’b1;
832 cstim_on <= 1’b0;
833 Sample_Sel <= 1’b0;
834 Inv_Sample_Sel <= 1’b1;
835 end
836 else if (((! calibration && !token_IPD && !token_SHORT && !
stim_finish) || (token_SHORT && reg_stim_mode [2] && !
chg_balance)) && !charge_finish) begin
837 if (Cmp_C1) begin
838 // if unit cap 1 needs recharge
839 C1_Charge <= 1’b1;
840 Inv_C1_Chg <= 1’b0;
841 C1_Stim <= 1’b0;
842 Inv_C1_Stim <=1’b1;
843 C2_Charge <= 1’b0;
844 Inv_C2_Chg <= 1’b1;
845 C2_Stim <= 1’b1;
846 Inv_C2_Stim <=1’b0;
847 end else if (Cmp_C2) begin
848 // if unit cap 2 needs recharge
849 C1_Charge <= 1’b0;
850 Inv_C1_Chg <= 1’b1;
851 C1_Stim <= 1’b1;
852 Inv_C1_Stim <=1’b0;
853 C2_Charge <= 1’b1;
854 Inv_C2_Chg <= 1’b0;
855 C2_Stim <= 1’b0;
856 Inv_C2_Stim <=1’b1;
857 end else begin
858 // this happens to kick off the stimulation by start
stimulation using C1.
859 C1_Charge <= 1’b0;
860 Inv_C1_Chg <= 1’b1;
861 C1_Stim <= 1’b1;
862 Inv_C1_Stim <=1’b0;
863 C2_Charge <= 1’b1;
864 Inv_C2_Chg <= 1’b0;
865 C2_Stim <= 1’b0;
866 Inv_C2_Stim <=1’b1;
867 cstim_on <= 1’b1;
868 end
869 // end
870 Sample_Sel <= 1’b0;
871 Inv_Sample_Sel <= 1’b1;
872 end
873 else if (( charge_finish && reg_stim_mode [1:0]==2 ’ b11) || (
token_SHORT && reg_stim_mode [2] && chg_balance) || (
token_SHORT && !reg_stim_mode [2])) begin
874 C1_Charge <= 1’b1;
875 Inv_C1_Chg <= 1’b0;
876 C1_Stim <= 1’b0;
877 Inv_C1_Stim <=1’b1;
878 C2_Charge <= 1’b1;
879 Inv_C2_Chg <= 1’b0;
880 C2_Stim <= 1’b0;
881 Inv_C2_Stim <= 1’b1;
882 cstim_on <= 1’b0;
883 Sample_Sel <= 1’b0;
884 Inv_Sample_Sel <= 1’b1;
885 end
886 else if (calibration) begin
887 // in calibration state , the charging is triggered via control
888 if (( Cmp_C1 || Cmp_C2) && !data_ready) begin
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889 // if one charge is send , stop sending charge.
890 // Cmp_C1 and Cmp_C2 will return to zero.
891 C1_Charge <= 1’b0;
892 Inv_C1_Chg <= 1’b1;
893 C1_Stim <= 1’b0;
894 Inv_C1_Stim <=1’b1;
895 C2_Charge <= 1’b1;
896 Inv_C2_Chg <= 1’b0;
897 C2_Stim <= 1’b0;
898 Inv_C2_Stim <=1’b1;
899 Sample_Sel <= 1’b1;
900 Inv_Sample_Sel <= 1’b0;
901 end
902 else if (data_ready) begin
903 C1_Charge <= 1’b1;
904 Inv_C1_Chg <=1’b0;
905 Sample_Sel <= 1’b0;
906 Inv_Sample_Sel <= 1’b1;
907 cstim_on <= 1’b0;
908 end
909 else begin
910 // this happens to kick off the stimulation by start
stimulation using C1.
911 // I am trusting matching between C1 and C2 , therefore
calibration will only be done on C1.
912 C1_Charge <= 1’b0;
913 Inv_C1_Chg <= 1’b1;
914 C1_Stim <= 1’b1;
915 Inv_C1_Stim <=1’b0;
916 C2_Charge <= 1’b1;
917 Inv_C2_Chg <= 1’b0;
918 C2_Stim <= 1’b0;
919 Inv_C2_Stim <=1’b1;
920 Sample_Sel <= 1’b0;
921 Inv_Sample_Sel <= 1’b1;
922 cstim_on <= 1’b1;
923 end
924 end
925 else begin
926 cstim_on <= 1’b0;
927 end
928 end
929
930 // save stim_mode once stimulation starts , trigger by the stimulation
clock in I/V mode and start command in C mode.
931 always @(posedge clk or negedge rst) begin
932 if (!rst) begin
933 // rst
934 reg_stim_mode <=3’b000;
935 end
936 else if (token_STIM && reg_stim_mode ==3’b000) begin
937 reg_stim_mode <= stim_mode_in;
938 end else if (token_IDLE) begin
939 reg_stim_mode <= 3’b000;
940 end
941 end
942
943 assign stim_mode = reg_stim_mode | stim_mode_in;
944
945 // determine the outputs for other states.
946 always @(posedge clk or negedge rst) begin
947 if (!rst) begin
948 // Current_Sel <= 1’b0;
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949 // Inv_Cur_Sel <= 1’b1;
950 Voltage_Sel <= 1’b0;
951 Inv_Vol_Sel <= 1’b1;
952 Charge_Sel <= 1’b0;
953 Inv_Chg_Sel <= 1’b1;
954 stim_ready <= 1’b1;
955 Short_Sel <= 1’b0;
956 Inv_Shrt_Sel <= 1’b1;
957 Pos_CSTIM <= 1’b0;
958 Neg_CSTIM <= 1’b1;
959 errflag <= 1’b0;
960 end else
961 if (token_ERR) begin
962 errflag <= 1’b1;
963 end
964 else if (token_STIM) begin
965 case (reg_stim_mode [1:0]) // stim_mode is not registered yet.
966 2’b00: begin
967 Voltage_Sel <= 1’b0;
968 Inv_Vol_Sel <= 1’b1;
969 Charge_Sel <= 1’b0;
970 Inv_Chg_Sel <= 1’b1;
971 stim_ready <= 1’b0;
972 Short_Sel <= 1’b0;
973 Inv_Shrt_Sel <= 1’b1;
974 end
975 2’b01: begin
976 Voltage_Sel <= 1’b0;
977 Inv_Vol_Sel <= 1’b1;
978 Charge_Sel <= 1’b0;
979 Inv_Chg_Sel <= 1’b1;
980 stim_ready <= 1’b0;
981 Short_Sel <= 1’b0;
982 Inv_Shrt_Sel <= 1’b1;
983 end
984 2’b10: begin
985 Voltage_Sel <= 1’b1;
986 Inv_Vol_Sel <= 1’b0;
987 Charge_Sel <= 1’b0;
988 Inv_Chg_Sel <= 1’b1;
989 stim_ready <= 1’b0;
990 Short_Sel <= 1’b0;
991 Inv_Shrt_Sel <= 1’b1;
992 end
993 2’b11: begin
994 Voltage_Sel <= 1’b0;
995 Inv_Vol_Sel <= 1’b1;
996 Charge_Sel <= 1’b1;
997 Inv_Chg_Sel <= 1’b0;
998 stim_ready <= 1’b0;
999 Short_Sel <= 1’b0;
1000 Inv_Shrt_Sel <= 1’b1;
1001 Pos_CSTIM <= 1’b0;
1002 Neg_CSTIM <= 1’b1;
1003 end
1004 endcase
1005 end
1006 else if (token_CSTIM) begin
1007 if (reg_stim_mode [1:0] == 2’b11) begin
1008 Voltage_Sel <= 1’b0;
1009 Inv_Vol_Sel <= 1’b1;
1010 Charge_Sel <= 1’b1;
1011 Inv_Chg_Sel <= 1’b0;
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1012 stim_ready <= 1’b0;
1013 Short_Sel <= 1’b0;
1014 Inv_Shrt_Sel <= 1’b1;
1015 Pos_CSTIM <= 1’b1;
1016 Neg_CSTIM <= 1’b0;
1017 end
1018 end
1019 else if (token_IDLE) begin
1020 if (lowz_state) begin
1021 Short_Sel <= 1’b1;
1022 Inv_Shrt_Sel <= 1’b0;
1023 end else begin
1024 Short_Sel <= 1’b0;
1025 Inv_Shrt_Sel <= 1’b1;
1026 end
1027 Voltage_Sel <= 1’b0;
1028 Inv_Vol_Sel <= 1’b1;
1029 Charge_Sel <= 1’b0;
1030 Inv_Chg_Sel <= 1’b1;
1031 stim_ready <= 1’b1;
1032 Pos_CSTIM <= 1’b0;
1033 Neg_CSTIM <= 1’b1;
1034 end
1035 else if (token_SHORT) begin
1036 if (calibration) begin
1037 Charge_Sel <= 1’b0;
1038 Inv_Chg_Sel <= 1’b1;
1039 if (n_cal_done && !p_cal_done) begin
1040 Pos_CSTIM <= 1’b1;
1041 Neg_CSTIM <= 1’b0;
1042 end else begin
1043 Neg_CSTIM <= 1’b1;
1044 Pos_CSTIM <= 1’b0;
1045 end
1046 end
1047 else begin
1048 if (reg_stim_mode [2] && !chg_balance && threshold_ready) begin
1049 if (! p_chg_balance) begin
1050 Charge_Sel <= 1’b1;
1051 Inv_Chg_Sel <= 1’b0;
1052 Pos_CSTIM <= 1’b0;
1053 Neg_CSTIM <= 1’b1;
1054 end else if (! n_chg_balance) begin
1055 Charge_Sel <= 1’b1;
1056 Inv_Chg_Sel <= 1’b0;
1057 Pos_CSTIM <= 1’b1;
1058 Neg_CSTIM <= 1’b0;
1059 end
1060 end
1061 else begin
1062 Charge_Sel <= 1’b0;
1063 Inv_Chg_Sel <= 1’b1;
1064 Pos_CSTIM <= 1’b0;
1065 Neg_CSTIM <= 1’b1;
1066 end
1067 Voltage_Sel <= 1’b0;
1068 Inv_Vol_Sel <= 1’b1;
1069 stim_ready <= 1’b0;
1070 Short_Sel <= 1’b1;
1071 Inv_Shrt_Sel <=1’b0;
1072 end
1073 end
1074 else if (token_IPD) begin
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1075 Voltage_Sel <= 1’b0;
1076 Inv_Vol_Sel <= 1’b1;
1077 Charge_Sel <= 1’b0;
1078 Inv_Chg_Sel <= 1’b1;
1079 stim_ready <= 1’b0;
1080 Short_Sel <= 1’b0;
1081 Inv_Shrt_Sel <= 1’b1;
1082 Pos_CSTIM <= 1’b1;
1083 Neg_CSTIM <= 1’b0;
1084 end
1085 else if (token_PCAL) begin
1086 Voltage_Sel <= 1’b0;
1087 Inv_Vol_Sel <= 1’b1;
1088 Charge_Sel <= 1’b1;
1089 Inv_Chg_Sel <= 1’b0;
1090 stim_ready <= 1’b0;
1091 Short_Sel <= 1’b0;
1092 Inv_Shrt_Sel <= 1’b1;
1093 Pos_CSTIM <= 1’b1;
1094 Neg_CSTIM <= 1’b0;
1095 end
1096 else if (token_NCAL) begin
1097 Voltage_Sel <= 1’b0;
1098 Inv_Vol_Sel <= 1’b1;
1099 Charge_Sel <= 1’b1;
1100 Inv_Chg_Sel <= 1’b0;
1101 stim_ready <= 1’b0;
1102 Short_Sel <= 1’b0;
1103 Inv_Shrt_Sel <= 1’b1;
1104 Pos_CSTIM <= 1’b0;
1105 Neg_CSTIM <= 1’b1;
1106 end
1107 else begin
1108 Voltage_Sel <= 1’b0;
1109 Inv_Vol_Sel <= 1’b1;
1110 Charge_Sel <= 1’b0;
1111 Inv_Chg_Sel <= 1’b1;
1112 stim_ready <= 1’b0;
1113 Short_Sel <= 1’b0;
1114 Inv_Shrt_Sel <= 1’b1;
1115 Pos_CSTIM <= 1’b0;
1116 Neg_CSTIM <= 1’b1;
1117 end
1118 end
1119
1120 // //////////////////////////////////////////////////////////////
1121 // END - Generate control signals for stimulation (DAC and Mux)
1122 // //////////////////////////////////////////////////////////////
1123
1124 // //////////////////////////////////////////////////////////////
1125 // Generate signals to detect a phase finish.
1126 // //////////////////////////////////////////////////////////////
1127
1128 // determine when the shorting phase finish
1129 always @(posedge clk or negedge rst)
1130 begin : CTRL_SHORT //"Controls the duration of shorting phase"
1131 if (!rst) begin
1132 short_cnt <= 6’b00_0000;
1133 cycle_finish <= 1’b0;
1134 end
1135 else begin
1136 if (token_SHORT && clk_cnt == 8’b1111_1111) begin
1137 if (short_cnt == short_length) begin
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1138 short_cnt <= 6’b00_0000;
1139 end
1140 else begin
1141 short_cnt <= short_cnt + 6’b00_0001;
1142 end
1143 end
1144 if (short_cnt == short_length && clk_cnt == 8’b1111_1111)
begin
1145 cycle_finish <= 1’b1;
1146 end else begin
1147 cycle_finish <= 1’b0;
1148 end
1149 end
1150 end
1151
1152
1153 // determine when the inter -phase delay finish
1154 always @(posedge clk or negedge rst) begin
1155 if (!rst) begin
1156 // rst
1157 delay_cnt <=2’b00;
1158 delay_finish <=1’b0;
1159 end
1160 else begin
1161 if (token_IPD && clk_cnt == 8’b1111_1111) begin
1162 if (delay_cnt == ipd_duration) begin
1163 delay_cnt <= 2’b00;
1164 end
1165 else begin
1166 delay_cnt <= delay_cnt+2’b01;
1167 end
1168 end
1169 if (token_IPD && delay_cnt == ipd_duration && clk_cnt == 8’
b1111_1111) begin
1170 delay_finish <= 1’b1;
1171 end else begin
1172 delay_finish <= 1’b0;
1173 end
1174 end
1175 end
1176
1177 // determine when the whole stimulation finish
1178 always @(posedge clk or negedge rst)
1179 begin : CTRL_RPT //"Controls the repeatition of the stimulation"
1180 if (!rst) begin
1181 // rst
1182 rpt_cnt <=10’ b00_0000_0000;
1183 stim_finish <=1’b0;
1184 end
1185 else begin
1186 if (token_SHORT && cycle_finish) begin
1187 if (rpt_number !=10’ b11_1111_1111) begin // rpt_number = 8’
hff for infinite loop.
1188 if (rpt_cnt == rpt_number) begin
1189 rpt_cnt <= 10’ b00_0000_0000;
1190 end
1191 else begin
1192 rpt_cnt <= rpt_cnt + 10’ b00_0000_0001;
1193 end
1194 end
1195 end
1196 else if (token_IDLE) begin
1197 rpt_cnt <= 10’ b00_0000_0000;
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1198 end
1199 if (rpt_cnt == rpt_number && token_SHORT && !calibration)
begin
1200 stim_finish <= 1’b1;
1201 end else begin
1202 stim_finish <= 1’b0;
1203 end
1204 end
1205 end
1206
1207 // determine when the charge delivery finish
1208 reg charge_rst;
1209
1210 always @(posedge charge_clk or negedge charge_rst) begin
1211 if (! charge_rst) begin
1212 // rst
1213 charge_cnt <= 14’ b0000_0000_0000_00;
1214 end
1215 else begin
1216 if (( token_STIM || token_CSTIM) && (reg_stim_mode [1:0]==2 ’ b11)
&& !charge_finish) begin
1217 if (charge_cnt == target_charge) begin
1218 charge_cnt <= 14’ b0000_0000_0000_00;
1219 end
1220 else begin
1221 charge_cnt <= charge_cnt + 14’ b0000_0000_0000_01;
1222 end
1223 end
1224 end
1225 end
1226
1227 always @(charge_cnt ,target_charge) begin
1228 if (charge_cnt == target_charge) begin
1229 charge_finish = 1’b1;
1230 end
1231 else begin
1232 charge_finish = 1’b0;
1233 end
1234 end
1235
1236 always @(posedge clk or negedge rst) begin
1237 if (!rst) begin
1238 // reset
1239 charge_rst <=1’b1;
1240 end
1241 else begin
1242 if (! token_STIM && !token_CSTIM) begin
1243 charge_rst <= 1’b0;
1244 end else begin
1245 charge_rst <= 1’b1;
1246 end
1247 end
1248 end
1249
1250 // //////////////////////////////////////////////////////////////
1251 // END - Generate signals to detect a phase finish.
1252 // //////////////////////////////////////////////////////////////
1253
1254 // //////////////////////////////////////////////////////////////
1255 // Calibration the threshold voltage
1256 // //////////////////////////////////////////////////////////////
1257
1258 // find the NEGATIVE and POSITIVE threshold voltage by decreasing from
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the desired value
1259 always @(posedge clk or negedge rst) begin
1260 if (!rst) begin
1261 // rst threshold votlage to it ’s maximum value and calibration
to a low value
1262 n_threshold <= 6’b010001;
1263 p_threshold <= 6’b010001;
1264 p_cal_done <= 1’b0;
1265 n_cal_done <= 1’b0;
1266 send_charge <= 1’b0;
1267 data_ready <= 1’b0;
1268 cal_err <= 1’b0;
1269 cal_done <= 1’b0;
1270 out_cal_done <= 1’b0;
1271 sampled <= 1’b0;
1272 ovfl_status <= 1’b0;
1273 ideal_status <= 1’b0;
1274 vth_saved <= 1’b0;
1275 end
1276 else begin
1277 if (set_cal) begin
1278 if (! vth_saved) begin
1279 p_threshold <= setup_in [15:10];
1280 n_threshold <= setup_in [9:4];
1281 vth_saved <= 1’b1;
1282 end
1283 end
1284 else begin
1285 vth_saved <= 1’b0;
1286 if (! cal_err && (token_PCAL || token_NCAL)) begin
1287 if (data_ready) begin
1288 data_ready <= 1’b0;
1289 send_charge <= 1’b0;
1290 sampled <= 1’b0;
1291 end
1292 else if (send_charge && dly_Cmp_C1 && !sampled) begin
1293 if (( token_PCAL && !p_cal_done) || (token_NCAL &&
!n_cal_done)) begin
1294 if (p_threshold [5] || n_threshold [5]) begin
1295 cal_err <= 1’b1;
1296 end
1297 else begin
1298 case (cal_data)
1299 6’b101_011: begin
1300 if (token_PCAL) begin
1301 ideal_status <= 1’b1;
1302 p_threshold <= p_threshold + 6’
b000001;
1303 end else begin
1304 cal_err <= 1’b1;
1305 end
1306 end
1307 6’b111_011: begin
1308 if (token_PCAL) begin
1309 p_cal_done <= 1’b1;
1310 ovfl_status <= 1’b0;
1311 ideal_status <= 1’b1;
1312 end else begin
1313 cal_err <= 1’b1;
1314 end
1315 end
1316 6’b001_011: begin
1317 if (token_PCAL) begin
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1318 ovfl_status <= 1’b0;
1319 ideal_status <= 1’b0;
1320 p_threshold <= p_threshold + 6’
b000001;
1321 end else begin
1322 cal_err <= 1’b1;
1323 end
1324 end
1325 6’b110_011: begin
1326 if (token_PCAL) begin
1327 p_cal_done <= 1’b1;
1328 ovfl_status <= 1’b1;
1329 ideal_status <= 1’b0;
1330 if (ovfl_status && ideal_status)
begin
1331 p_threshold <= p_threshold -
6’b000001;
1332 end
1333 end
1334 else if (token_NCAL) begin
1335 n_cal_done <= 1’b1;
1336 ovfl_status <= 1’b1;
1337 ideal_status <= 1’b0;
1338 if (ovfl_status && ideal_status)
begin
1339 n_threshold <= n_threshold -
6’b000001;
1340 end
1341 end else begin
1342 cal_err <= 1’b1;
1343 end
1344 end
1345
1346 // ==================================== NCAL ============================
1347 6’b110_101: begin
1348 if (token_NCAL) begin
1349 ideal_status <= 1’b1;
1350 n_threshold <= n_threshold + 6’
b000001;
1351 end else begin
1352 cal_err <= 1’b1;
1353 end
1354 end
1355 6’b110_111: begin
1356 if (token_NCAL) begin
1357 n_cal_done <= 1’b1;
1358 ovfl_status <= 1’b0;
1359 ideal_status <= 1’b1;
1360 end else begin
1361 cal_err <= 1’b1;
1362 end
1363 end
1364 6’b110_100: begin
1365 if (token_NCAL) begin
1366 ovfl_status <= 1’b0;
1367 ideal_status <= 1’b0;
1368 n_threshold <= n_threshold + 6’
b000001;
1369 end else begin
1370 cal_err <= 1’b1;
1371 end
1372 end
1373 default : begin
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1374 cal_err <= 1’b1;
1375 end
1376 endcase
1377 end
1378 end
1379 sampled <= 1’b1;
1380 end
1381 else if (sampled) begin
1382 data_ready <= 1’b1;
1383 end
1384 else if (! send_charge && !data_ready && !( n_cal_done
&& token_NCAL) && !( p_cal_done && token_PCAL) &&
threshold_ready) begin
1385 send_charge <= 1’b1;
1386 end
1387 end
1388 end
1389
1390 cal_done <= p_cal_done & n_cal_done;
1391 out_cal_done <= cal_done & token_IDLE;
1392 end
1393 end
1394
1395 // //////////////////////////////////////////////////////////////
1396 // END - Calibration the threshold voltage
1397 // //////////////////////////////////////////////////////////////
1398
1399 // //////////////////////////////////////////////////////////////
1400 // Generate power gating signal
1401 // //////////////////////////////////////////////////////////////
1402 always @(posedge clk or negedge rst) begin
1403 if (!rst) begin
1404 // reset
1405 Current_mode <= 1’b0;
1406 Inv_Cur_mode <= 1’b1;
1407 Voltage_mode <= 1’b0;
1408 Inv_Vol_mode <= 1’b1;
1409 Charge_mode <= 1’b0;
1410 Inv_Chg_mode <= 1’b1;
1411 Cal_mode <= 1’b0;
1412 Inv_Cal_mode <= 1’b1;
1413 Channel_on <= 1’b0;
1414 Inv_Channel_on <= 1’b1;
1415 end
1416 else begin
1417 if (stim_mode != 3’b000 || calibration) begin
1418 Channel_on <= 1’b1;
1419 Inv_Channel_on <= 1’b0;
1420 if (! calibration) begin
1421 case (stim_mode [1:0])
1422 2’b01: begin
1423 // Current Stimulation
1424 Current_mode <= 1’b1;
1425 Inv_Cur_mode <= 1’b0;
1426 Voltage_mode <= 1’b0;
1427 Inv_Vol_mode <= 1’b1;
1428 if (stim_mode [2] == 1’b1) begin
1429 Charge_mode <= 1’b1;
1430 Inv_Chg_mode <= 1’b0;
1431 end else begin
1432 Charge_mode <= 1’b0;
1433 Inv_Chg_mode <= 1’b1;
1434 end
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1435 end
1436 2’b10: begin
1437 // Voltage Stimulation
1438 Current_mode <= 1’b0;
1439 Inv_Cur_mode <= 1’b1;
1440 Voltage_mode <= 1’b1;
1441 Inv_Vol_mode <= 1’b0;
1442 if (stim_mode [2] == 1’b1) begin
1443 Charge_mode <= 1’b1;
1444 Inv_Chg_mode <= 1’b0;
1445 end else begin
1446 Charge_mode <= 1’b0;
1447 Inv_Chg_mode <= 1’b1;
1448 end
1449 end
1450 2’b11: begin
1451 // Charge Stimulation
1452 Current_mode <= 1’b0;
1453 Inv_Cur_mode <= 1’b1;
1454 Voltage_mode <= 1’b0;
1455 Inv_Vol_mode <= 1’b1;
1456 Charge_mode <= 1’b1;
1457 Inv_Chg_mode <= 1’b0;
1458 end
1459 default: begin
1460 Current_mode <= 1’b0;
1461 Inv_Cur_mode <= 1’b1;
1462 Voltage_mode <= 1’b0;
1463 Inv_Vol_mode <= 1’b1;
1464 Charge_mode <= 1’b0;
1465 Inv_Chg_mode <= 1’b1;
1466 end
1467 endcase
1468 Cal_mode <= 1’b0;
1469 Inv_Cal_mode <= 1’b1;
1470 end
1471 else begin
1472 Current_mode <= 1’b0;
1473 Inv_Cur_mode <= 1’b1;
1474 Voltage_mode <= 1’b0;
1475 Inv_Vol_mode <= 1’b1;
1476 Charge_mode <= 1’b1;
1477 Inv_Chg_mode <= 1’b0;
1478 Cal_mode <= 1’b1;
1479 Inv_Cal_mode <= 1’b0;
1480 end
1481 end
1482 else begin
1483 Channel_on <= 1’b0;
1484 Inv_Channel_on <= 1’b1;
1485 Current_mode <= 1’b0;
1486 Inv_Cur_mode <= 1’b1;
1487 Voltage_mode <= 1’b0;
1488 Inv_Vol_mode <= 1’b1;
1489 Charge_mode <= 1’b0;
1490 Inv_Chg_mode <= 1’b1;
1491 Cal_mode <= 1’b0;
1492 Inv_Cal_mode <= 1’b1;
1493 end
1494 end
1495 end
1496
1497 always @(Charge_Sel , Inv_Chg_Sel ,Current_mode ,Inv_Cur_mode ,
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Voltage_mode ,Inv_Vol_mode ,Charge_mode ,Inv_Chg_mode ,stim_mode ,
calibration ,threshold_ready) begin
1498 if (! calibration) begin
1499 if (stim_mode [1:0] != 2’b11 && stim_mode [1:0] != 2’b00) begin
1500 // voltage and current mode
1501 if (stim_mode [2]) begin
1502 // active recycling
1503 Current_Mux = (Current_mode & Inv_Chg_Sel & ~
threshold_ready);
1504 Inv_Cur_Mux = ~( Current_mode & Inv_Chg_Sel & ~
threshold_ready);
1505 Voltage_Mux = (Voltage_mode & Inv_Chg_Sel & ~
threshold_ready);
1506 Inv_Vol_Mux = ~( Voltage_mode & Inv_Chg_Sel & ~
threshold_ready);
1507 Charge_Mux = Charge_Sel | threshold_ready;
1508 Inv_Chg_Mux = Inv_Chg_Sel & ~threshold_ready;
1509 end
1510 else if (stim_mode [1] | stim_mode [0]) begin
1511 // passive recycling
1512 Current_Mux = Current_mode;
1513 Inv_Cur_Mux = Inv_Cur_mode;
1514 Voltage_Mux = Voltage_mode;
1515 Inv_Vol_Mux = Inv_Vol_mode;
1516 Charge_Mux = Charge_mode;
1517 Inv_Chg_Mux = Inv_Chg_mode;
1518 end
1519 else begin
1520 Current_Mux = 1’b0;
1521 Inv_Cur_Mux = 1’b1;
1522 Voltage_Mux = 1’b0;
1523 Inv_Vol_Mux = 1’b1;
1524 Charge_Mux = 1’b0;
1525 Inv_Chg_Mux = 1’b1;
1526 end
1527 end
1528 else if (stim_mode [1:0]==2 ’ b11) begin
1529 // charge mode
1530 Current_Mux = 1’b0;
1531 Inv_Cur_Mux = 1’b1;
1532 Voltage_Mux = 1’b0;
1533 Inv_Vol_Mux = 1’b1;
1534 Charge_Mux = 1’b1;
1535 Inv_Chg_Mux = 1’b0;
1536 end
1537 else begin
1538 Current_Mux = 1’b0;
1539 Inv_Cur_Mux = 1’b1;
1540 Voltage_Mux = 1’b0;
1541 Inv_Vol_Mux = 1’b1;
1542 Charge_Mux = 1’b0;
1543 Inv_Chg_Mux = 1’b1;
1544 end
1545 end
1546 else begin
1547 Current_Mux = 1’b0;
1548 Inv_Cur_Mux = 1’b1;
1549 Voltage_Mux = 1’b0;
1550 Inv_Vol_Mux = 1’b1;
1551 Charge_Mux = 1’b1;
1552 Inv_Chg_Mux = 1’b0;
1553 end
1554 end
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1555 endmodule
Listing A.4: Bidirectional RAM
1 module bidirectionalram (data_in ,data_ready ,data_check ,memory_ergodic ,
data_out ,rst ,addr ,one_cycle_end);
2 input [15:0] data_in;
3 input data_ready ,data_check;
4 input [3:0] addr;
5 output reg memory_ergodic , one_cycle_end;
6 output reg [15:0] data_out;
7 input rst;
8
9 reg [15:0] memory [15:0];
10
11 reg [3:0] index;
12
13 always @(posedge data_ready or negedge rst) begin
14 if (!rst) begin
15 index <=4’b0000;
16 memory_ergodic <=1’b0;
17 one_cycle_end <= 1’b0;
18 end else begin
19 if (! data_check) begin
20 memory[index]<=data_in;
21 index <=index+4’b0001;
22 if (index ==4’ b1110) begin
23 memory_ergodic <= 1’b1;
24 end else begin
25 memory_ergodic <= 1’b0;
26 end
27 end
28 if (memory [15][7:0] == 8’h00) begin
29 one_cycle_end <= 1’b1;
30 end else begin
31 one_cycle_end <= 1’b0;
32 end
33 end
34 end
35
36 always @(addr ,data_ready) begin
37 if (! data_ready) begin
38 data_out = memory[addr];
39 end else begin
40 data_out = 16’h0000;
41 end
42 end
43
44 endmodule
Listing A.5: Top level connection
1 module top_fsm(clk ,rst ,data ,errflag ,p_chg_balance ,n_chg_balance ,Cmp_C1 ,
Cmp_C2 ,neg_stim ,neg_x1 ,neg_x2 ,pos_stim ,pos_x1 ,pos_x2 ,inv_neg_stim ,
inv_pos_stim ,inv_neg_x1 ,inv_pos_x1 ,inv_neg_x2 ,inv_pos_x2 ,C1_Charge ,
Inv_C1_Chg , C1_Stim , Inv_C1_Stim ,C2_Charge , Inv_C2_Chg , C2_Stim ,
Inv_C2_Stim ,Voltage_Sel , Inv_Vol_Sel ,Charge_Sel , Inv_Chg_Sel ,
Pos_CSTIM ,Neg_CSTIM ,Short_Sel ,Inv_Shrt_Sel ,Sample_Sel ,Inv_Sample_Sel ,
waveform ,waveform_n ,cal_data ,stim_err ,cal_err ,addr_set ,Current_mode ,
Inv_Cur_mode ,Voltage_mode ,Inv_Vol_mode ,Charge_mode ,Inv_Chg_mode ,
Cal_mode ,Inv_Cal_mode ,Channel_on ,Inv_Channel_on ,Current_Mux ,
Inv_Cur_Mux ,Voltage_Mux ,Inv_Vol_Mux ,Charge_Mux ,Inv_Chg_Mux);
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2 input clk ,rst;
3 input [20:0] data;
4 input [3:0] addr_set;
5 wire stim_finish;
6
7 wire [15:0] data_out;
8 wire data_check ,data_ready ,read_setup ,set_charge;
9 output errflag;
10 wire rst_stim ,stim_ready ,write_enable;
11 wire [3:0] ram_address;
12 wire [2:0] stim_mode;
13 wire memory_ergodic ,cal_done;
14
15 output Current_mode ,Inv_Cur_mode ,Voltage_mode ,Inv_Vol_mode ,Charge_mode
,Inv_Chg_mode ,Cal_mode ,Inv_Cal_mode , Channel_on ,Inv_Channel_on ,
Current_Mux ,Inv_Cur_Mux ,Voltage_Mux ,Inv_Vol_Mux ,Charge_Mux ,
Inv_Chg_Mux;
16
17
18 wire calibration ,lowz_state ,set_cal;
19 channel_fsm U0 (
20 .clk (clk),
21 .rst (rst),
22 .cdi (data [20]),
23 .addr (data [19:16]) ,
24 .addr_set (addr_set),
25 .data_in (data [15:0]) ,
26 .stim_finish (stim_finish),
27 .memory_ergodic (memory_ergodic),
28 .data_out (data_out),
29 .data_check (data_check),
30 .errflag (errflag),
31 .data_ready (data_ready),
32 .read_setup (read_setup),
33 .set_charge (set_charge),
34 .stim_mode (stim_mode),
35 .rst_stim (rst_stim),
36 .stim_ready (stim_ready),
37 .calibration (calibration),
38 .cal_done (cal_done),
39 .lowz_state (lowz_state),
40 .set_cal (set_cal)
41 );
42
43 // wire memory_empty ,memory_full;
44 wire [15:0] waveform_data;
45 wire one_cycle_end;
46
47 bidirectionalram U1 (
48 .data_in (data_out),
49 .data_ready (data_ready),
50 .data_check (data_check),
51 .memory_ergodic (memory_ergodic),
52 // .memory_full (memory_full),
53 // .memory_empty (memory_empty),
54 .data_out (waveform_data),
55 .rst (rst),
56 .addr (ram_address),
57 .one_cycle_end (one_cycle_end)
58 );
59
60 input p_chg_balance ,n_chg_balance;
61 input Cmp_C1 , Cmp_C2;
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62 output neg_stim ,neg_x1 ,neg_x2 ,pos_stim ,pos_x1 ,pos_x2 ,inv_neg_stim ,
inv_pos_stim ,inv_neg_x1 ,inv_pos_x1 ,inv_neg_x2 ,inv_pos_x2;
63 output C1_Charge , Inv_C1_Chg , C1_Stim , Inv_C1_Stim ,C2_Charge ,
Inv_C2_Chg , C2_Stim , Inv_C2_Stim ,Voltage_Sel , Inv_Vol_Sel ,
Charge_Sel , Inv_Chg_Sel , Pos_CSTIM ,Neg_CSTIM ,Short_Sel ,
Inv_Shrt_Sel ,Sample_Sel ,Inv_Sample_Sel;
64 output [4:0] waveform ,waveform_n;
65
66 input [5:0] cal_data;
67 output stim_err;
68 output cal_err;
69
70 ivc_fsm U2 (
71 .stim_mode_in (stim_mode),
72 .read_setup (read_setup),
73 .stim_finish (stim_finish),
74 .data_in (waveform_data),
75 .setup_in (data_out),
76 .waveform (waveform),
77 .waveform_n (waveform_n),
78 .neg_stim (neg_stim),
79 .neg_x1 (neg_x1),
80 .neg_x2 (neg_x2),
81 .pos_stim (pos_stim),
82 .pos_x1 (pos_x1),
83 .pos_x2 (pos_x2),
84 .p_chg_balance (p_chg_balance),
85 .n_chg_balance (n_chg_balance),
86 .rst (rst_stim),
87 .clk (clk),
88 .stim_ready (stim_ready),
89 .set_charge (set_charge),
90 .C1_Charge (C1_Charge),
91 .Inv_C1_Chg (Inv_C1_Chg),
92 .C1_Stim (C1_Stim),
93 .Inv_C1_Stim (Inv_C1_Stim),
94 .C2_Charge (C2_Charge),
95 .Inv_C2_Chg (Inv_C2_Chg),
96 .C2_Stim (C2_Stim),
97 .Inv_C2_Stim (Inv_C2_Stim),
98 .Voltage_Sel (Voltage_Sel),
99 .Inv_Vol_Sel (Inv_Vol_Sel),
100 .Charge_Sel (Charge_Sel),
101 .Inv_Chg_Sel (Inv_Chg_Sel),
102 .Cmp_C1 (Cmp_C1),
103 .Cmp_C2 (Cmp_C2),
104 .addr (ram_address),
105 .calibration (calibration),
106 .cal_data (cal_data),
107 .out_cal_done (cal_done),
108 .Pos_CSTIM (Pos_CSTIM),
109 .Neg_CSTIM (Neg_CSTIM),
110 .Short_Sel (Short_Sel),
111 .Inv_Shrt_Sel (Inv_Shrt_Sel),
112 .errflag (stim_err),
113 .one_cycle_end (one_cycle_end),
114 .cal_err (cal_err),
115 .Sample_Sel (Sample_Sel),
116 .Inv_Sample_Sel (Inv_Sample_Sel),
117 .inv_neg_stim (inv_neg_stim),
118 .inv_pos_stim (inv_pos_stim),
119 .inv_neg_x1 (inv_neg_x1),
120 .inv_pos_x1 (inv_pos_x1),
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121 .inv_neg_x2 (inv_neg_x2),
122 .inv_pos_x2 (inv_pos_x2),
123 .Current_mode (Current_mode),
124 .Inv_Cur_mode (Inv_Cur_mode),
125 .Voltage_mode (Voltage_mode),
126 .Inv_Vol_mode (Inv_Vol_mode),
127 .Charge_mode (Charge_mode),
128 .Inv_Chg_mode (Inv_Chg_mode),
129 .Channel_on (Channel_on),
130 .Inv_Channel_on (Inv_Channel_on),
131 .Cal_mode (Cal_mode),
132 .Inv_Cal_mode (Inv_Cal_mode),
133 .Current_Mux (Current_Mux),
134 .Inv_Cur_Mux (Inv_Cur_Mux),
135 .Voltage_Mux (Voltage_Mux),
136 .Inv_Vol_Mux (Inv_Vol_Mux),
137 .Charge_Mux (Charge_Mux),
138 .Inv_Chg_Mux (Inv_Chg_Mux),
139 .lowz_state (lowz_state),
140 .set_cal (set_cal)
141 );
142
143 endmodule
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A.3. State Diagram for Multichannel Stimulator
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A.4. Diﬀerential Nonlinearity of Current Mode Stimulation
on Multichannel Stimulator System
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A.5. Integral Nonlinearity of Current Mode Stimulation on
Multichannel Stimulator System
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A.6. Diﬀerential Nonlinearity of Voltage Mode Stimulation
on Multichannel Stimulator System during Negative
Output Phase
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A.7. Integral Nonlinearity of Voltage Mode Stimulation on
Multichannel Stimulator System during Negative
Output Phase
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
 
C
h
a
n
n
e
l
 
1
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
 
C
h
a
n
n
e
l
 
2
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
 
C
h
a
n
n
e
l
 
3
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
 
C
h
a
n
n
e
l
 
4
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
2
 
C
h
a
n
n
e
l
 
1
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
2
 
C
h
a
n
n
e
l
 
2
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
2
 
C
h
a
n
n
e
l
 
3
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
2
 
C
h
a
n
n
e
l
 
4
0
2
0
4
0
−
0
.
20
0
.
2
C
h
i
p
 
4
 
C
h
a
n
n
e
l
 
1
0
2
0
4
0
−
0
.
20
0
.
2
C
h
i
p
 
4
 
C
h
a
n
n
e
l
 
2
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
4
 
C
h
a
n
n
e
l
 
3
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
4
 
C
h
a
n
n
e
l
 
4
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
5
 
C
h
a
n
n
e
l
 
1
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
5
 
C
h
a
n
n
e
l
 
2
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
5
 
C
h
a
n
n
e
l
 
3
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
5
 
C
h
a
n
n
e
l
 
4
0
2
0
4
0
−
0
.
20
0
.
2
C
h
i
p
 
6
 
C
h
a
n
n
e
l
 
1
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
6
 
C
h
a
n
n
e
l
 
2
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
6
 
C
h
a
n
n
e
l
 
3
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
6
 
C
h
a
n
n
e
l
 
4
F
ig
ur
e
A
.1
6.
:I
N
L
of
ch
an
ne
l1
to
4
of
ch
ip
1
to
2
an
d
4
to
6
187
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
 
C
h
a
n
n
e
l
 
5
0
2
0
4
0
−
0
.
20
0
.
2
C
h
i
p
 
1
 
C
h
a
n
n
e
l
 
6
0
2
0
4
0
−
0
.
20
0
.
2
C
h
i
p
 
1
 
C
h
a
n
n
e
l
 
7
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
 
C
h
a
n
n
e
l
 
8
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
2
 
C
h
a
n
n
e
l
 
5
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
2
 
C
h
a
n
n
e
l
 
6
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
2
 
C
h
a
n
n
e
l
 
7
0
2
0
4
0
−
0
.
20
0
.
2
C
h
i
p
 
2
 
C
h
a
n
n
e
l
 
8
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
4
 
C
h
a
n
n
e
l
 
5
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
4
 
C
h
a
n
n
e
l
 
6
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
4
 
C
h
a
n
n
e
l
 
7
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
4
 
C
h
a
n
n
e
l
 
8
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
5
 
C
h
a
n
n
e
l
 
5
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
5
 
C
h
a
n
n
e
l
 
6
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
5
 
C
h
a
n
n
e
l
 
7
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
5
 
C
h
a
n
n
e
l
 
8
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
6
 
C
h
a
n
n
e
l
 
5
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
6
 
C
h
a
n
n
e
l
 
6
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
6
 
C
h
a
n
n
e
l
 
7
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
6
 
C
h
a
n
n
e
l
 
8
F
ig
ur
e
A
.1
7.
:I
N
L
of
ch
an
ne
l5
to
8
of
ch
ip
1
to
2
an
d
4
to
6
188
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
7
 
C
h
a
n
n
e
l
 
1
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
7
 
C
h
a
n
n
e
l
 
2
0
2
0
4
0
−
0
.
20
0
.
2
C
h
i
p
 
7
 
C
h
a
n
n
e
l
 
3
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
7
 
C
h
a
n
n
e
l
 
4
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
8
 
C
h
a
n
n
e
l
 
1
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
8
 
C
h
a
n
n
e
l
 
2
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
8
 
C
h
a
n
n
e
l
 
3
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
8
 
C
h
a
n
n
e
l
 
4
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
9
 
C
h
a
n
n
e
l
 
1
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
9
 
C
h
a
n
n
e
l
 
2
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
9
 
C
h
a
n
n
e
l
 
3
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
9
 
C
h
a
n
n
e
l
 
4
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
0
 
C
h
a
n
n
e
l
 
1
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
0
 
C
h
a
n
n
e
l
 
2
0
2
0
4
0
−
0
.
20
0
.
2
C
h
i
p
 
1
0
 
C
h
a
n
n
e
l
 
3
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
0
 
C
h
a
n
n
e
l
 
4
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
1
 
C
h
a
n
n
e
l
 
1
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
1
 
C
h
a
n
n
e
l
 
2
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
1
 
C
h
a
n
n
e
l
 
3
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
1
 
C
h
a
n
n
e
l
 
4
F
ig
ur
e
A
.1
8.
:I
N
L
of
ch
an
ne
l1
to
4
of
ch
ip
7
to
11
189
0
2
0
4
0
−
101
C
h
i
p
 
7
 
C
h
a
n
n
e
l
 
5
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
7
 
C
h
a
n
n
e
l
 
6
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
7
 
C
h
a
n
n
e
l
 
7
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
7
 
C
h
a
n
n
e
l
 
8
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
8
 
C
h
a
n
n
e
l
 
5
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
8
 
C
h
a
n
n
e
l
 
6
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
8
 
C
h
a
n
n
e
l
 
7
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
8
 
C
h
a
n
n
e
l
 
8
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
9
 
C
h
a
n
n
e
l
 
5
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
9
 
C
h
a
n
n
e
l
 
6
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
9
 
C
h
a
n
n
e
l
 
7
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
9
 
C
h
a
n
n
e
l
 
8
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
0
 
C
h
a
n
n
e
l
 
5
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
0
 
C
h
a
n
n
e
l
 
6
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
0
 
C
h
a
n
n
e
l
 
7
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
0
 
C
h
a
n
n
e
l
 
8
0
2
0
4
0
−
0
.
20
0
.
2
C
h
i
p
 
1
1
 
C
h
a
n
n
e
l
 
5
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
1
 
C
h
a
n
n
e
l
 
6
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
1
 
C
h
a
n
n
e
l
 
7
0
2
0
4
0
−
0
.
50
0
.
5
C
h
i
p
 
1
1
 
C
h
a
n
n
e
l
 
8
F
ig
ur
e
A
.1
9.
:I
N
L
of
ch
an
ne
l5
to
8
of
ch
ip
7
to
11
190
A.8. Publications
[1] S. Luan, I. Williams, K. Nikolic, and G. Timothy, “Neuromodulation : present and
emerging methods,” Frontiers of Neuroengineering, vol. 7, no. 27, 2014.
[2] S. Luan and T. G. Constandinou, “A charge-metering method for voltage-mode neural
stimulation.,” Journal of Neuroscience Methods, vol. 224, pp. 39–47, Mar. 2014.
[3] S. Luan and T. G. Constandinou, “A novel charge-metering method for voltage mode
neural stimulation,” in Proceedings of IEEE ISCAS, 2012, pp. 2239–2242.
[4] A. Guilvard, A. Eftekhar, S. Luan, C. Toumazou, and T. G. Constandinou, “A fully-
programmable neural interface for multi-polar, multi-channel stimulation strategies,” in
Proceedings of IEEE ISCAS, 2012, no. 1, pp. 2235–2238.
[5] K. B. Mirza, S. Luan, A. Eftekhar, and T. G. Constandinou, “Towards a fully-integrated
solution for capacitor-based neural stimulation,” in Proceedings of IEEE ISCAS, 2012, pp.
2243–2246.
Other work (not related to topic of this thesis)
[6] L. B. Leene, S. Luan, and T. G. Constandinou, “A 890fJ/bit UWB transmitter for SOC
integration in high bit-rate transcutaneous bio-implants,” Proceedings of IEEE ISCAS, 2013,
pp. 2271–2274.
[7] S. Luan, A. Eftekhar, and O. Murphy, “Towards an Inductively Coupled Power/Data
Link for Bondpad-Less Silicon Chips,” in Proceedings of IEEE ISCAS, 2011, pp. 7–10.
191
